乐胖代购免代理版

{"id":"https://openalex.org/W4401568232","doi":"https://doi.org/10.23919/date58400.2024.10546511","title":"AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs","display_name":"AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs","publication_year":2024,"publication_date":"2024-03-25","ids":{"openalex":"https://openalex.org/W4401568232","doi":"https://doi.org/10.23919/date58400.2024.10546511"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038724044","display_name":"Thomas Benz","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Ottaviano","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057338073","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-7231-9315"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Robert Balas","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052915995","display_name":"Angelo Garofalo","orcid":"https://orcid.org/0000-0002-7495-6895"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Angelo Garofalo","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000981593","display_name":"Francesco Restuccia","orcid":"https://orcid.org/0000-0001-6955-1888"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Francesco Restuccia","raw_affiliation_strings":["UC San Diego,Department of Computer Science and Engineering,San Diego,CA,USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego,Department of Computer Science and Engineering,San Diego,CA,USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072482410","display_name":"Alessandro Biondi","orcid":"https://orcid.org/0000-0002-6625-9336"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Biondi","raw_affiliation_strings":["Scuola Superiore Sant'Anna,Department of Excellence in Robotics & AI,Pisa,Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna,Department of Excellence in Robotics & AI,Pisa,Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institution_assertions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.628,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.999935,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realm","display_name":"Realm","score":0.7334856},{"id":"https://openalex.org/keywords/wireless-interconnects","display_name":"Wireless Interconnects","score":0.575868},{"id":"https://openalex.org/keywords/networks-on-chip","display_name":"Networks on Chip","score":0.542417},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power Optimization","score":0.53279},{"id":"https://openalex.org/keywords/low-power-testing","display_name":"Low-Power Testing","score":0.523295},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.52063}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.82532054},{"id":"https://openalex.org/C2778757428","wikidata":"https://www.wikidata.org/wiki/Q1250464","display_name":"Realm","level":2,"score":0.7334856},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.6896995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650317},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.63672155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5539123},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35373294},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34765154},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28228027},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13783023},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.047678918},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.23919/date58400.2024.10546511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2392455911","https://openalex.org/W2389147080","https://openalex.org/W2387777532","https://openalex.org/W2382709029","https://openalex.org/W2377883125","https://openalex.org/W2375492428","https://openalex.org/W2374248756","https://openalex.org/W2362479786","https://openalex.org/W2359053655","https://openalex.org/W1573458789"],"abstract_inverted_index":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4401568232","counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2024-12-05T01:16:08.562971","created_date":"2024-08-15"}