乐胖代购免代理版

{"id":"https://openalex.org/W2157644191","doi":"https://doi.org/10.2200/s00399ed1v01y201112dcs036","title":"Advanced Circuit Simulation Using Multisim Workbench","display_name":"Advanced Circuit Simulation Using Multisim Workbench","publication_year":2012,"publication_date":"2012-02-27","ids":{"openalex":"https://openalex.org/W2157644191","doi":"https://doi.org/10.2200/s00399ed1v01y201112dcs036","mag":"2157644191"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00399ed1v01y201112dcs036","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039379013","display_name":"D. B\u00e1ez-L\u00f3pez","orcid":null},"institutions":[{"id":"https://openalex.org/I69181431","display_name":"Universidad de las Am\u00e9ricas Puebla","ror":"https://ror.org/01s1km724","country_code":"MX","type":"education","lineage":["https://openalex.org/I69181431"]},{"id":"https://openalex.org/I4210102282","display_name":"Universidad de Las Am\u00e9ricas","ror":"https://ror.org/0198j4566","country_code":"EC","type":"education","lineage":["https://openalex.org/I4210102282"]},{"id":"https://openalex.org/I4210100770","display_name":"University of the Americas","ror":"https://ror.org/0166e9x11","country_code":"CL","type":"education","lineage":["https://openalex.org/I4210100770"]}],"countries":["CL","EC","MX"],"is_corresponding":false,"raw_author_name":"David B\u00e1ez-L\u00f3pez","raw_affiliation_strings":["Universidad de Las Am\u00e9ricas, Puebla, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Universidad de Las Am\u00e9ricas, Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I69181431","https://openalex.org/I4210102282","https://openalex.org/I4210100770"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084597032","display_name":"F\u00e9lix E. Guerrero-Castro","orcid":null},"institutions":[{"id":"https://openalex.org/I69181431","display_name":"Universidad de las Am\u00e9ricas Puebla","ror":"https://ror.org/01s1km724","country_code":"MX","type":"education","lineage":["https://openalex.org/I69181431"]},{"id":"https://openalex.org/I4210102282","display_name":"Universidad de Las Am\u00e9ricas","ror":"https://ror.org/0198j4566","country_code":"EC","type":"education","lineage":["https://openalex.org/I4210102282"]},{"id":"https://openalex.org/I4210100770","display_name":"University of the Americas","ror":"https://ror.org/0166e9x11","country_code":"CL","type":"education","lineage":["https://openalex.org/I4210100770"]}],"countries":["CL","EC","MX"],"is_corresponding":false,"raw_author_name":"F\u00e9lix E. Guerrero-Castro","raw_affiliation_strings":["Universidad de Las Am\u00e9ricas, Puebla, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Universidad de Las Am\u00e9ricas, Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I69181431","https://openalex.org/I4210102282","https://openalex.org/I4210100770"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082571037","display_name":"Ofelia Cervantes-Villag\u00f3mez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100770","display_name":"University of the Americas","ror":"https://ror.org/0166e9x11","country_code":"CL","type":"education","lineage":["https://openalex.org/I4210100770"]},{"id":"https://openalex.org/I4210102282","display_name":"Universidad de Las Am\u00e9ricas","ror":"https://ror.org/0198j4566","country_code":"EC","type":"education","lineage":["https://openalex.org/I4210102282"]},{"id":"https://openalex.org/I69181431","display_name":"Universidad de las Am\u00e9ricas Puebla","ror":"https://ror.org/01s1km724","country_code":"MX","type":"education","lineage":["https://openalex.org/I69181431"]}],"countries":["CL","EC","MX"],"is_corresponding":false,"raw_author_name":"Ofelia Delfina Cervantes-Villag\u00f3mez","raw_affiliation_strings":["Universidad de Las Am\u00e9ricas, Puebla, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Universidad de Las Am\u00e9ricas, Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I4210100770","https://openalex.org/I4210102282","https://openalex.org/I69181431"]}]}],"institution_assertions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.196,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":78},"biblio":{"volume":"7","issue":"1","first_page":"1","last_page":"144"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9443,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9443,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9142,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workbench","display_name":"Workbench","score":0.8562754},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.69602835},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.47915643},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.44257346}],"concepts":[{"id":"https://openalex.org/C2779145975","wikidata":"https://www.wikidata.org/wiki/Q347690","display_name":"Workbench","level":3,"score":0.8562754},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.69602835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64452314},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6149065},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.47915643},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.45779353},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.44257346},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43574983},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43366453},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43204233},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.36610737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34951302},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3014295},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2730908},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2727127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19719082},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00399ed1v01y201112dcs036","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":3,"referenced_works":["https://openalex.org/W1575111222","https://openalex.org/W2096045072","https://openalex.org/W2601741128"],"related_works":["https://openalex.org/W4286544414","https://openalex.org/W3143958826","https://openalex.org/W2753995740","https://openalex.org/W2170642797","https://openalex.org/W2145750518","https://openalex.org/W2102609126","https://openalex.org/W2098783625","https://openalex.org/W2092128148","https://openalex.org/W2012364412","https://openalex.org/W1547031857"],"abstract_inverted_index":{"Multisim":[0],"is":[1,11,26],"now":[2],"the":[3,27,35],"de":[4],"facto":[5],"standard":[6],"for":[7,43],"circuit":[8,14,45],"simulation.":[9],"It":[10,38],"a":[12,41],"SPICE-based":[13],"simulator":[15,29],"which":[16,30],"combines":[17],"analog,":[18],"discrete-time,":[19],"and":[20],"mixed-mode":[21],"circuits.":[22],"In":[23],"addition,":[24],"it":[25],"only":[28],"incorporates":[31],"microcontroller":[32],"simulation":[33],"in":[34],"same":[36],"environment.":[37],"also":[39],"includes":[40],"tool":[42],"printed":[44],"board":[46],"design.":[47]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2157644191","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-17T12:25:09.291645","created_date":"2016-06-24"}