{"id":"https://openalex.org/W2540116972","doi":"https://doi.org/10.2200/s00160ed1v01y200811dcs018","title":"Asynchronous Sequential Machine Design and Analysis: A Comprehensive Development of the Design and Analysis of Clock-Independent State Machines and Systems","display_name":"Asynchronous Sequential Machine Design and Analysis: A Comprehensive Development of the Design and Analysis of Clock-Independent State Machines and Systems","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2540116972","doi":"https://doi.org/10.2200/s00160ed1v01y200811dcs018","mag":"2540116972"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00160ed1v01y200811dcs018","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065629826","display_name":"Richard F. Tinder","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Richard F. Tinder","raw_affiliation_strings":[],"affiliations":[]}],"institution_assertions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5065629826"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.241,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.796557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":"4","issue":"1","first_page":"1","last_page":"236"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9973,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9925,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7196057},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5169372},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.50230217}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9145088},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8068449},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7196057},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.61726236},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5326322},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5169372},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5079325},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.50230217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37254065},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2945801},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24619535},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21718815},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20422426},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13494837},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.061035037},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00160ed1v01y200811dcs018","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4245315569","https://openalex.org/W2743632810","https://openalex.org/W2574678402","https://openalex.org/W2535797308","https://openalex.org/W2339744538","https://openalex.org/W2112590095","https://openalex.org/W2093992207","https://openalex.org/W2076601101","https://openalex.org/W1839397954","https://openalex.org/W1591902199"],"abstract_inverted_index":{"Asynchronous":[0],"Sequential":[1],"Machine":[2],"Design":[3],"and":[4,16,35,45],"Analysis":[5],"provides":[6],"a":[7],"lucid,":[8],"in-depth":[9],"treatment":[10],"of":[11],"asynchronous":[12,30,42],"state":[13],"machine":[14],"design":[15],"analysis":[17],"presented":[18],"in":[19],"two":[20],"parts:":[21],"Part":[22,36],"I":[23],"on":[24,38],"the":[25],"background":[26],"fundamentals":[27],"related":[28],"to":[29],"sequential":[31],"logic":[32],"circuits":[33],"generally,":[34],"II":[37],"self-timed":[39],"systems,":[40],"high-performance":[41],"programmable":[43],"sequencers,":[44],"arbiters.":[46]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2540116972","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-10T17:44:32.417341","created_date":"2016-11-04"}