乐胖代购免代理版

{"id":"https://openalex.org/W2071152039","doi":"https://doi.org/10.2200/s00149ed1v01y200808dcs017","title":"An Introduction to Logic Circuit Testing","display_name":"An Introduction to Logic Circuit Testing","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2071152039","doi":"https://doi.org/10.2200/s00149ed1v01y200808dcs017","mag":"2071152039"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00149ed1v01y200808dcs017","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111510680","display_name":"P.K. Lala","orcid":null},"institutions":[{"id":"https://openalex.org/I51380931","display_name":"Texas A&M University \u2013 Texarkana","ror":"https://ror.org/01x3z9745","country_code":"US","type":"education","lineage":["https://openalex.org/I51380931"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Parag K. Lala","raw_affiliation_strings":["Texas A&M University\u2010Texarkana"],"affiliations":[{"raw_affiliation_string":"Texas A&M University\u2010Texarkana","institution_ids":["https://openalex.org/I51380931"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111510680"],"corresponding_institution_ids":["https://openalex.org/I51380931"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.894964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":92},"biblio":{"volume":"3","issue":"1","first_page":"1","last_page":"100"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9972,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.58856654},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.51051366}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.83067983},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.66952014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.58874667},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.58856654},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5388268},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5272583},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5156916},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.51051366},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.49871826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4751387},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.42610353},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39003196},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3338569},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2923522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26266503},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22133312},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17962036},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12331644}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00149ed1v01y200808dcs017","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.63}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":46,"referenced_works":["https://openalex.org/W1044378","https://openalex.org/W1491411410","https://openalex.org/W1515082873","https://openalex.org/W1543281322","https://openalex.org/W1576979152","https://openalex.org/W1604154703","https://openalex.org/W1606900254","https://openalex.org/W1845462324","https://openalex.org/W1967664042","https://openalex.org/W1986391265","https://openalex.org/W1989255534","https://openalex.org/W1993225874","https://openalex.org/W2008618370","https://openalex.org/W2021756047","https://openalex.org/W2024186760","https://openalex.org/W2030841740","https://openalex.org/W2031448526","https://openalex.org/W2034476614","https://openalex.org/W2036424138","https://openalex.org/W2039096162","https://openalex.org/W2046817879","https://openalex.org/W2060446232","https://openalex.org/W2066974842","https://openalex.org/W2081035247","https://openalex.org/W2082758488","https://openalex.org/W2085249459","https://openalex.org/W2111994103","https://openalex.org/W2126199987","https://openalex.org/W2126478772","https://openalex.org/W2129031233","https://openalex.org/W2132098696","https://openalex.org/W2132766915","https://openalex.org/W2134332340","https://openalex.org/W2135129887","https://openalex.org/W2137285106","https://openalex.org/W2149107969","https://openalex.org/W2152279620","https://openalex.org/W2152870025","https://openalex.org/W2154418718","https://openalex.org/W2156443301","https://openalex.org/W2160582881","https://openalex.org/W2173124859","https://openalex.org/W3146394386","https://openalex.org/W327215","https://openalex.org/W4285719527","https://openalex.org/W70061769"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2427864131","https://openalex.org/W2369589212","https://openalex.org/W2157191248","https://openalex.org/W2151694129","https://openalex.org/W2141620082","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2107525390","https://openalex.org/W1579528621"],"abstract_inverted_index":{"An":[0],"Introduction":[1],"to":[2,132],"Logic":[3],"Circuit":[4],"Testing":[5],"provides":[6],"a":[7,32,37,61],"detailed":[8],"coverage":[9],"of":[10,18,36,81,100,119,135],"techniques":[11,104,147],"for":[12,31,43,64,154],"test":[13,102,142],"generation":[14,103,143],"and":[15,46,53,111,144],"testable":[16],"design":[17],"digital":[19,40,92],"electronic":[20],"circuits/systems.":[21],"The":[22,56],"material":[23],"covered":[24],"in":[25,39,50,67,86,149],"the":[26,68,97,116],"book":[27,57,71],"should":[28],"be":[29,60,130],"sufficient":[30],"course,":[33,38],"or":[34],"part":[35],"circuit":[41],"testing":[42],"senior-level":[44],"undergraduate":[45],"first-year":[47],"graduate":[48],"students":[49],"Electrical":[51],"Engineering":[52],"Computer":[54],"Science.":[55],"will":[58],"also":[59],"valuable":[62],"resource":[63],"engineers":[65],"working":[66],"industry.":[69],"This":[70],"has":[72],"four":[73],"chapters.":[74],"Chapter":[75,94,113,138],"1":[76],"deals":[77,140],"with":[78,141],"various":[79],"types":[80],"faults":[82],"that":[83,128],"may":[84],"occur":[85],"very":[87],"large":[88],"scale":[89],"integration":[90],"(VLSI)-based":[91],"circuits.":[93,137],"2":[95],"introduces":[96,115],"major":[98],"concepts":[99,118],"all":[101],"such":[105],"as":[106],"redundancy,":[107],"fault":[108],"coverage,":[109],"sensitization,":[110],"backtracking.":[112],"3":[114],"key":[117],"testability,":[120],"followed":[121],"by":[122],"some":[123],"ad":[124],"hoc":[125],"design-for-testability":[126],"rules":[127],"can":[129],"used":[131,148],"enhance":[133],"testability":[134],"combinational":[136],"4":[139],"response":[145],"evaluation":[146],"BIST":[150],"(built-in":[151],"self-test)":[152],"schemes":[153],"VLSI":[155],"chips.":[156]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2071152039","counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":7}],"updated_date":"2025-01-02T12:43:56.292084","created_date":"2016-06-24"}