乐胖代购免代理版

{"id":"https://openalex.org/W1995514918","doi":"https://doi.org/10.2200/s00060ed1v01y200610dcs006","title":"Introduction to Logic Synthesis using Verilog HDL","display_name":"Introduction to Logic Synthesis using Verilog HDL","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1995514918","doi":"https://doi.org/10.2200/s00060ed1v01y200610dcs006","mag":"1995514918"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00060ed1v01y200610dcs006","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015949652","display_name":"R.B. Reese","orcid":null},"institutions":[{"id":"https://openalex.org/I99041443","display_name":"Mississippi State University","ror":"https://ror.org/0432jq872","country_code":"US","type":"education","lineage":["https://openalex.org/I4210141039","https://openalex.org/I99041443"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert B. Reese","raw_affiliation_strings":["Mississippi State University, USA"],"affiliations":[{"raw_affiliation_string":"Mississippi State University, USA","institution_ids":["https://openalex.org/I99041443"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082009815","display_name":"Mitchell A. Thornton","orcid":"https://orcid.org/0000-0003-3559-9511"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mitchell A. Thornton","raw_affiliation_strings":["Southern Methodist University, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, USA","institution_ids":["https://openalex.org/I178169726"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.802523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":81,"max":82},"biblio":{"volume":"1","issue":"1","first_page":"1","last_page":"84"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9704,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9704,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.93,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8013284}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8013284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.55841094},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5272291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34507877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1828247},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09448862}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.2200/s00060ed1v01y200610dcs006","pdf_url":null,"source":{"id":"https://openalex.org/S71850621","display_name":"Synthesis lectures on digital circuits and systems","issn_l":"1932-3166","issn":["1932-3166","1932-3174"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322570","host_organization_name":"Morgan & Claypool Publishers","host_organization_lineage":["https://openalex.org/P4310322570"],"host_organization_lineage_names":["Morgan & Claypool Publishers"],"type":"book series"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality education","score":0.83,"id":"https://metadata.un.org/sdg/4"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W2002089154","https://openalex.org/W2075773711","https://openalex.org/W2288385029","https://openalex.org/W2493256084","https://openalex.org/W3107513668","https://openalex.org/W4302339081"],"related_works":["https://openalex.org/W4238487776","https://openalex.org/W3114194214","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2391854357","https://openalex.org/W2390279801","https://openalex.org/W2376932109","https://openalex.org/W2358668433","https://openalex.org/W2132512458","https://openalex.org/W1761969858"],"abstract_inverted_index":{"Introduction":[0],"to":[1,9],"Logic":[2],"Synthesis":[3],"Using":[4],"Verilog":[5,12],"HDL":[6],"explains":[7],"how":[8],"write":[10],"accurate":[11],"descriptions":[13],"of":[14],"digital":[15,22],"systems":[16],"that":[17],"can":[18],"be":[19],"synthesized":[20],"into":[21],"system":[23],"netlists":[24],"with":[25],"desirable":[26],"characteris":[27]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1995514918","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-01-19T15:27:55.072576","created_date":"2016-06-24"}