{"id":"https://openalex.org/W4385820267","doi":"https://doi.org/10.2197/ipsjjip.31.495","title":"EDA-oriented FPGA Circuit Design Method for Four-phase Bundled-data Circular Self-timed Pipeline","display_name":"EDA-oriented FPGA Circuit Design Method for Four-phase Bundled-data Circular Self-timed Pipeline","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4385820267","doi":"https://doi.org/10.2197/ipsjjip.31.495"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.2197/ipsjjip.31.495","pdf_url":"https://www.jstage.jst.go.jp/article/ipsjjip/31/0/31_495/_pdf","source":{"id":"https://openalex.org/S4210239267","display_name":"Journal of Information Processing","issn_l":"1882-6652","issn":["1882-6652"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://www.jstage.jst.go.jp/article/ipsjjip/31/0/31_495/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102545056","display_name":"Senri Yoshikawa","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Senri Yoshikawa","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001575268","display_name":"Shuji Sannomiya","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuji Sannomiya","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040934664","display_name":"Makoto Iwata","orcid":"https://orcid.org/0000-0001-9537-984X"},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Iwata","raw_affiliation_strings":["Kochi University of Technology"],"affiliations":[{"raw_affiliation_string":"Kochi University of Technology","institution_ids":["https://openalex.org/I35568498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019489630","display_name":"Akira Sato","orcid":"https://orcid.org/0000-0002-2239-6208"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Sato","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060479376","display_name":"Hiroaki Nishikawa","orcid":"https://orcid.org/0000-0003-4472-5313"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Nishikawa","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.26,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":1,"citation_normalized_percentile":{"value":0.547354,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":68,"max":79},"biblio":{"volume":"31","issue":"0","first_page":"495","last_page":"508"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5857724},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47924733},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.45100558}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.82223845},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6702292},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6654027},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5857724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.53388685},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5013187},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47924733},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47539222},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46844155},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.45100558},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43502212},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4212277},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.1809721},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10995957},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.2197/ipsjjip.31.495","pdf_url":"https://www.jstage.jst.go.jp/article/ipsjjip/31/0/31_495/_pdf","source":{"id":"https://openalex.org/S4210239267","display_name":"Journal of Information Processing","issn_l":"1882-6652","issn":["1882-6652"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.2197/ipsjjip.31.495","pdf_url":"https://www.jstage.jst.go.jp/article/ipsjjip/31/0/31_495/_pdf","source":{"id":"https://openalex.org/S4210239267","display_name":"Journal of Information Processing","issn_l":"1882-6652","issn":["1882-6652"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.57}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1514480347","https://openalex.org/W2003389159","https://openalex.org/W2004425155","https://openalex.org/W2019022179","https://openalex.org/W2080724346","https://openalex.org/W2093992207","https://openalex.org/W2111489015","https://openalex.org/W2120519502","https://openalex.org/W2152768466","https://openalex.org/W2154183349","https://openalex.org/W2972173057","https://openalex.org/W2978536212","https://openalex.org/W2978614371","https://openalex.org/W3109469685","https://openalex.org/W4298011152"],"related_works":["https://openalex.org/W4385309418","https://openalex.org/W3207169898","https://openalex.org/W3205162826","https://openalex.org/W3204573923","https://openalex.org/W3198354237","https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W1988212365"],"abstract_inverted_index":{"Self-timed":[0],"pipelines":[1],"(STPs)":[2],"are":[3],"becoming":[4],"attractive":[5],"because":[6,112],"of":[7,46,123,143,189],"their":[8,117],"power":[9],"performance":[10],"efficiency.":[11],"A":[12],"circular":[13,34,78,138,170,196],"STP":[14,47,79,139,171],"which":[15,193],"realizes":[16],"a":[17,50,77,86,104,130,137,145,169,173],"looped":[18],"data":[19,35,81,131],"flow":[20],"is":[21,83,90],"necessary":[22],"to":[23,64,74,103,161],"directly":[24],"implement":[25],"not":[26],"only":[27],"iterative":[28],"or":[29,44,107],"recursive":[30],"operations":[31],"but":[32],"also":[33],"paths":[36],"for":[37],"program":[38],"execution.":[39],"To":[40],"facilitate":[41],"product":[42],"development":[43],"prototyping":[45],"circuits":[48,101],"on":[49],"commercial":[51],"field-programmable":[52],"gate":[53],"array":[54],"(FPGA),":[55],"several":[56],"research":[57],"efforts":[58],"have":[59],"already":[60],"made":[61],"it":[62],"possible":[63],"utilize":[65],"industry-standard":[66],"electronic":[67],"design":[68,105,140,152],"automation":[69],"(EDA)":[70],"tools.":[71],"However,":[72],"how":[73],"adequately":[75],"achieve":[76],"whose":[80],"transfer":[82],"realized":[84],"by":[85],"so-called":[87],"four-phase":[88],"bundled-data":[89],"still":[91],"unknown.":[92],"In":[93],"this":[94],"paper,":[95],"we":[96],"point":[97],"out":[98],"that":[99,181],"conventional":[100],"lead":[102],"failure":[106],"even":[108],"unacceptably":[109],"deteriorated":[110],"throughput":[111,188],"EDA":[113,159],"tools":[114,160],"improperly":[115],"interpret":[116],"configuration,":[118],"especially":[119],"in":[120],"the":[121,158,186,195],"realization":[122],"functions":[124],"such":[125],"as":[126],"pipeline":[127],"branching":[128],"and":[129,133,150,179],"copy":[132],"erasure.":[134],"We":[135,167],"propose":[136],"method":[141,156,183],"composed":[142],"both":[144],"low-latency":[146,165],"handshake":[147],"circuit":[148],"configuration":[149],"its":[151],"procedure.":[153],"Our":[154],"proposed":[155],"guides":[157],"exploit":[162],"FPGA's":[163],"intrinsic":[164],"paths.":[166],"evaluate":[168],"implementing":[172],"data-driven":[174],"processor":[175],"under":[176],"corner":[177],"conditions":[178],"show":[180],"our":[182],"can":[184],"extract":[185],"maximum":[187],"target":[190],"pipelined":[191],"circuits,":[192],"indicates":[194],"STPs":[197],"wider":[198],"applicability.":[199]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4385820267","counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2024-12-13T10:03:11.129496","created_date":"2023-08-15"}