乐胖代购免代理版

{"id":"https://openalex.org/W2460154638","doi":"https://doi.org/10.1587/transele.e99.c.866","title":"HyDRA: Hybrid Dynamically Reconfigurable Architecture for DSP Applications","display_name":"HyDRA: Hybrid Dynamically Reconfigurable Architecture for DSP Applications","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2460154638","doi":"https://doi.org/10.1587/transele.e99.c.866","mag":"2460154638"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e99.c.866","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109086263","display_name":"Abdulfattah M. Obeid","orcid":null},"institutions":[{"id":"https://openalex.org/I1284598098","display_name":"King Abdulaziz City for Science and Technology","ror":"https://ror.org/05tdz6m39","country_code":"SA","type":"funder","lineage":["https://openalex.org/I1284598098"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Abdulfattah M. OBEID","raw_affiliation_strings":["National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)"],"affiliations":[{"raw_affiliation_string":"National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)","institution_ids":["https://openalex.org/I1284598098"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045666717","display_name":"Syed Manzoor Qasim","orcid":"https://orcid.org/0000-0002-6407-2092"},"institutions":[{"id":"https://openalex.org/I1284598098","display_name":"King Abdulaziz City for Science and Technology","ror":"https://ror.org/05tdz6m39","country_code":"SA","type":"funder","lineage":["https://openalex.org/I1284598098"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Syed Manzoor QASIM","raw_affiliation_strings":["National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)"],"affiliations":[{"raw_affiliation_string":"National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)","institution_ids":["https://openalex.org/I1284598098"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044472223","display_name":"Mohammed S. BenSaleh","orcid":"https://orcid.org/0000-0002-7490-3451"},"institutions":[{"id":"https://openalex.org/I1284598098","display_name":"King Abdulaziz City for Science and Technology","ror":"https://ror.org/05tdz6m39","country_code":"SA","type":"funder","lineage":["https://openalex.org/I1284598098"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Mohammed S. BENSALEH","raw_affiliation_strings":["National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)"],"affiliations":[{"raw_affiliation_string":"National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)","institution_ids":["https://openalex.org/I1284598098"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018816896","display_name":"Abdullah Aljuffri","orcid":"https://orcid.org/0000-0002-2333-4754"},"institutions":[{"id":"https://openalex.org/I1284598098","display_name":"King Abdulaziz City for Science and Technology","ror":"https://ror.org/05tdz6m39","country_code":"SA","type":"funder","lineage":["https://openalex.org/I1284598098"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Abdullah A. ALJUFFRI","raw_affiliation_strings":["National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)"],"affiliations":[{"raw_affiliation_string":"National Center for Electronics and Photonics Technology (ECP), Communications and Information Technology Research Institute (CITRI), King Abdulaziz City for Science and Technology (KACST)","institution_ids":["https://openalex.org/I1284598098"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.319,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.448359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":66,"max":73},"biblio":{"volume":"E99.C","issue":"7","first_page":"866","last_page":"877"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5617722},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.47191957},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4598722},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.45766857}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.69702697},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.65125847},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.64307016},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5617722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5256254},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.48128122},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.47191957},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4598722},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45766857},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4457748},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40389907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32892677},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12785068},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e99.c.866","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.54,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":26,"referenced_works":["https://openalex.org/W1519361519","https://openalex.org/W1608052045","https://openalex.org/W1661525425","https://openalex.org/W1678157812","https://openalex.org/W1967006952","https://openalex.org/W1970866660","https://openalex.org/W1997179893","https://openalex.org/W2006027340","https://openalex.org/W2028115839","https://openalex.org/W2030371554","https://openalex.org/W2051063018","https://openalex.org/W2056115800","https://openalex.org/W2073214396","https://openalex.org/W2080100268","https://openalex.org/W2117099910","https://openalex.org/W2122992089","https://openalex.org/W2123790501","https://openalex.org/W2126199331","https://openalex.org/W2129997601","https://openalex.org/W2145622053","https://openalex.org/W2150311604","https://openalex.org/W2164939754","https://openalex.org/W2171383636","https://openalex.org/W2172212694","https://openalex.org/W286049110","https://openalex.org/W3143533263"],"related_works":["https://openalex.org/W3201977823","https://openalex.org/W3120729951","https://openalex.org/W3042643149","https://openalex.org/W25204318","https://openalex.org/W2362203107","https://openalex.org/W2152623100","https://openalex.org/W2138895528","https://openalex.org/W2096417281","https://openalex.org/W2077035242","https://openalex.org/W2026481470"],"abstract_inverted_index":{"Reconfigurable":[0,18],"architectures":[1,66,101],"have":[2,67],"emerged":[3],"as":[4,39,180],"an":[5,169],"optimal":[6],"choice":[7],"for":[8,83],"the":[9,27,151,175,209],"hardware":[10,85],"realization":[11,86],"of":[12,29,50,87,102,105,121,171,174],"digital":[13],"signal":[14],"processing":[15,134],"(DSP)":[16],"algorithms.":[17,91,107],"architecture":[19,94,131,152],"is":[20,81,95,109,137,153],"either":[21],"fine-grained":[22,36],"or":[23],"coarse-grained":[24,64],"depending":[25],"on":[26,208],"granularity":[28],"reconfiguration":[30],"used.":[31],"The":[32,92,129,160],"flexibility":[33],"offered":[34],"by":[35,98,124],"devices":[37],"such":[38,179],"field":[40],"programmable":[41],"gate":[42],"array":[43,136],"(FPGA)":[44],"comes":[45],"at":[46],"a":[47,73,103,119],"significant":[48],"cost":[49],"huge":[51],"routing":[52],"area,":[53],"power":[54],"consumption":[55],"and":[56,75,142,162,198,206],"speed":[57],"overheads.":[58],"To":[59],"overcome":[60],"these":[61],"issues,":[62],"several":[63],"reconfigurable":[65,78],"been":[68],"proposed.":[69],"In":[70],"this":[71],"paper,":[72],"scalable":[74],"hybrid":[76],"dynamically":[77],"architecture,":[79],"HyDRA,":[80],"proposed":[82,93,130,210],"efficient":[84],"computation":[88],"intensive":[89],"DSP":[90,106,177],"greatly":[96],"influenced":[97],"reported":[99],"VLSI":[100],"variety":[104,120],"It":[108],"designed":[110],"using":[111,139,156],"parameterized":[112],"VHDL":[113],"model":[114],"which":[115],"allows":[116],"experimenting":[117],"with":[118,132],"design":[122],"features":[123],"simply":[125],"modifying":[126],"some":[127],"constants.":[128],"8\u00d78":[133],"element":[135],"synthesized":[138],"UMC":[140],"0.25\u00b5m":[141],"LF":[143],"150nm":[144],"CMOS":[145],"technologies":[146],"respectively.":[147],"For":[148],"quantitative":[149],"evaluation,":[150],"also":[154],"realized":[155],"Xilinx":[157],"Virtex-7":[158],"FPGA.":[159],"area":[161],"timing":[163],"results":[164],"are":[165,204],"presented":[166],"to":[167],"provide":[168],"estimate":[170],"each":[172],"block":[173],"architecture.":[176,211],"algorithms":[178],"32-tap":[181],"finite":[182],"impulse":[183],"response":[184],"(FIR)":[185],"filters,":[186],"16-point":[187],"radix-2":[188],"single":[189],"path":[190],"delay":[191],"feedback":[192],"(R2SDF)":[193],"fast":[194],"fourier":[195],"transform":[196,202],"(FFT)":[197],"R2SDF":[199],"discrete":[200],"cosine":[201],"(DCT)":[203],"mapped":[205],"routed":[207]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2460154638","counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-02-25T16:17:20.298479","created_date":"2016-07-22"}