乐胖代购免代理版

{"id":"https://openalex.org/W2518371008","doi":"https://doi.org/10.1587/transele.e99.c.1056","title":"CMOS Majority Circuit with Large Fan-In","display_name":"CMOS Majority Circuit with Large Fan-In","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2518371008","doi":"https://doi.org/10.1587/transele.e99.c.1056","mag":"2518371008"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e99.c.1056","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071680352","display_name":"Hisanao Akima","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"funder","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hisanao AKIMA","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019846457","display_name":"Yasuhiro Katayama","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro KATAYAMA","raw_affiliation_strings":["Toshiba Corporation Semiconductor & Storage Products Company"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation Semiconductor & Storage Products Company","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032797685","display_name":"Masao Sakuraba","orcid":"https://orcid.org/0000-0002-0541-6596"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"funder","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao SAKURABA","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054312440","display_name":"Koji Nakajima","orcid":"https://orcid.org/0000-0002-0016-5361"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"funder","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji NAKAJIMA","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066417700","display_name":"Jordi Madrenas","orcid":"https://orcid.org/0000-0001-5905-9179"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"funder","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi MADRENAS","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polit\u00e8cnica de Catalunya"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polit\u00e8cnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101424735","display_name":"Shigeo Sato","orcid":"https://orcid.org/0000-0003-3912-357X"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"funder","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shigeo SATO","raw_affiliation_strings":["Research Institute of Electrical Communication, Tohoku University"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University","institution_ids":["https://openalex.org/I201537933"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":66},"biblio":{"volume":"E99.C","issue":"9","first_page":"1056","last_page":"1064"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41874102},{"id":"https://openalex.org/keywords/fan-in","display_name":"Fan-in","score":0.41090032}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.70852876},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.58366275},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5813838},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5741073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.52618706},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5098228},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41874102},{"id":"https://openalex.org/C179431463","wikidata":"https://www.wikidata.org/wiki/Q1760638","display_name":"Fan-in","level":2,"score":0.41090032},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2922778},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28784406},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2832593},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08466184}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e99.c.1056","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1871252635","https://openalex.org/W2033311622","https://openalex.org/W2039375332","https://openalex.org/W2060727465","https://openalex.org/W2068018862","https://openalex.org/W2109757138","https://openalex.org/W2112282035","https://openalex.org/W2151942970","https://openalex.org/W2152142824","https://openalex.org/W2293347572","https://openalex.org/W2535844537","https://openalex.org/W4231501498","https://openalex.org/W560044459","https://openalex.org/W650345950"],"related_works":["https://openalex.org/W4281385583","https://openalex.org/W4242010157","https://openalex.org/W2774773774","https://openalex.org/W2290310756","https://openalex.org/W2170979950","https://openalex.org/W2167525841","https://openalex.org/W2074526596","https://openalex.org/W2063994266","https://openalex.org/W2018740733","https://openalex.org/W1900707063"],"abstract_inverted_index":{"Majority":[0],"logic":[1,27],"is":[2,28,63,75,81],"quite":[3],"important":[4],"for":[5],"various":[6],"applications":[7],"such":[8],"as":[9],"fault":[10],"tolerant":[11],"systems,":[12],"threshold":[13],"logic,":[14],"spectrum":[15],"spread":[16],"coding,":[17],"and":[18,44,69],"artificial":[19],"neural":[20],"networks.":[21],"The":[22,61,96],"circuit":[23,57,62,101],"implementation":[24],"of":[25,33,40,65,73,85,98,111],"majority":[26,56],"difficult":[29],"when":[30],"the":[31,38,70,82,99,109],"number":[32,39,72,84],"inputs":[34],"becomes":[35,42],"large":[36,59],"because":[37],"transistors":[41,68,74],"huge":[43],"serious":[45],"delay":[46],"would":[47],"occur.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"propose":[53],"a":[54,89],"new":[55],"with":[58,104],"fan-in.":[60],"composed":[64],"ordinary":[66],"CMOS":[67],"total":[71,83],"approximately":[76],"only":[77],"4N,":[78],"where":[79],"N":[80,107],"inputs.":[86],"We":[87],"confirmed":[88],"correct":[90],"operation":[91],"by":[92,114],"using":[93,115],"HSPICE":[94],"simulation.":[95,118],"yield":[97],"proposed":[100],"was":[102],"evaluated":[103],"respect":[105],"to":[106],"under":[108],"variations":[110],"device":[112],"parameters":[113],"Monte":[116],"Carlo":[117]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2518371008","counts_by_year":[],"updated_date":"2025-01-25T14:33:37.039307","created_date":"2016-09-16"}