{"id":"https://openalex.org/W2011320780","doi":"https://doi.org/10.1587/transele.e96.c.1399","title":"CMOS Driver for Heavy-Load Flat-Panel Scan-Line Circuit Based on Complementary Dual-Bootstrap","display_name":"CMOS Driver for Heavy-Load Flat-Panel Scan-Line Circuit Based on Complementary Dual-Bootstrap","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2011320780","doi":"https://doi.org/10.1587/transele.e96.c.1399","mag":"2011320780"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e96.c.1399","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110080279","display_name":"Shu-Chung YI","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shu-Chung YI","raw_affiliation_strings":["\u8cc7\u8a0a\u5de5\u7a0b\u5b78\u7cfb"],"affiliations":[{"raw_affiliation_string":"\u8cc7\u8a0a\u5de5\u7a0b\u5b78\u7cfb","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103733066","display_name":"Zhi-Ming LIN","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhi-Ming LIN","raw_affiliation_strings":["\u8cc7\u8a0a\u5de5\u7a0b\u5b78\u7cfb"],"affiliations":[{"raw_affiliation_string":"\u8cc7\u8a0a\u5de5\u7a0b\u5b78\u7cfb","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111647459","display_name":"Po-Yo KUO","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yo KUO","raw_affiliation_strings":["National Yunlin University Of Science and Technology"],"affiliations":[{"raw_affiliation_string":"National Yunlin University Of Science and Technology","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113569276","display_name":"Hsin-Chi LAI","orcid":null},"institutions":[{"id":"https://openalex.org/I70522481","display_name":"National Changhua University of Education","ror":"https://ror.org/005gkfa10","country_code":"TW","type":"education","lineage":["https://openalex.org/I70522481"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Chi LAI","raw_affiliation_strings":[" National Changhua University of Education"],"affiliations":[{"raw_affiliation_string":" National Changhua University of Education","institution_ids":["https://openalex.org/I70522481"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":65},"biblio":{"volume":"E96.C","issue":"11","first_page":"1399","last_page":"1403"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.69189125},{"id":"https://openalex.org/keywords/flat-panel-display","display_name":"Flat panel display","score":0.60483706},{"id":"https://openalex.org/keywords/flat-panel","display_name":"Flat panel","score":0.5598624},{"id":"https://openalex.org/keywords/heavy-load","display_name":"Heavy load","score":0.42107612}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7525633},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.69189125},{"id":"https://openalex.org/C2780526400","wikidata":"https://www.wikidata.org/wiki/Q125171","display_name":"Flat panel display","level":2,"score":0.60483706},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.589312},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.573357},{"id":"https://openalex.org/C3018441589","wikidata":"https://www.wikidata.org/wiki/Q125171","display_name":"Flat panel","level":2,"score":0.5598624},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49888182},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49859},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4896186},{"id":"https://openalex.org/C3020782925","wikidata":"https://www.wikidata.org/wiki/Q5695090","display_name":"Heavy load","level":2,"score":0.42107612},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39613116},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39517134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.27371806},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10675466},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08367431},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1587/transele.e96.c.1399","pdf_url":null,"source":{"id":"https://openalex.org/S2489501747","display_name":"IEICE Transactions on Electronics","issn_l":"0916-8524","issn":["0916-8524","1745-1353"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.85,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1502560626","https://openalex.org/W2022226334","https://openalex.org/W2037812549","https://openalex.org/W2084346995","https://openalex.org/W2103013623","https://openalex.org/W2120187194"],"related_works":["https://openalex.org/W3027518288","https://openalex.org/W2493497549","https://openalex.org/W2383635002","https://openalex.org/W2381002821","https://openalex.org/W2380666625","https://openalex.org/W2379173621","https://openalex.org/W2376789180","https://openalex.org/W2363553814","https://openalex.org/W2161950161","https://openalex.org/W2059982555"],"abstract_inverted_index":{"This":[0],"paper,":[1],"presents":[2],"a":[3,9,34,62],"high-speed":[4],"full":[5],"swing":[6],"driver":[7,30],"for":[8,61],"heavy-load":[10],"flat-panel":[11,43],"scan-line":[12,28,44],"circuit.":[13],"The":[14,27,38],"high":[15],"driving":[16],"capability":[17],"is":[18,52,59],"achieved":[19],"using":[20],"the":[21,42,49,56],"proposed":[22],"Complementary":[23],"Dual-Bootstrap":[24],"(CDUB)":[25],"technique.":[26],"CDUB":[29],"was":[31],"fabricated":[32],"in":[33],"0.35-\u00b5m":[35],"CMOS":[36],"technology.":[37],"measured":[39],"results,":[40],"under":[41],"load":[45],"model,":[46],"indicate":[47],"that":[48],"delay":[50],"time":[51],"within":[53],"2.8\u00b5s":[54],"and":[55],"average":[57],"power":[58],"0.74mW":[60],"5V":[63],"supply":[64],"voltage.":[65]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2011320780","counts_by_year":[],"updated_date":"2024-12-14T04:09:23.517928","created_date":"2016-06-24"}