{"id":"https://openalex.org/W2768693570","doi":"https://doi.org/10.1504/ijstm.2017.10009180","title":"Realisation of optimised eight-bit binary shifter using reversible logic approach","display_name":"Realisation of optimised eight-bit binary shifter using reversible logic approach","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2768693570","doi":"https://doi.org/10.1504/ijstm.2017.10009180","mag":"2768693570"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijstm.2017.10009180","pdf_url":null,"source":{"id":"https://openalex.org/S154565395","display_name":"International Journal of Services Technology and Management","issn_l":"1460-6720","issn":["1460-6720","1741-525X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112332104","display_name":"R.K. Tiwari","orcid":null},"institutions":[{"id":"https://openalex.org/I1337315214","display_name":"Dr. Ram Manohar Lohia Avadh University","ror":"https://ror.org/02797hn66","country_code":"IN","type":"education","lineage":["https://openalex.org/I1337315214"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.K. Tiwari","raw_affiliation_strings":["Department of Physics and Electronics, Dr. R.M.L. Avadh University, Faizabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Physics and Electronics, Dr. R.M.L. Avadh University, Faizabad, India","institution_ids":["https://openalex.org/I1337315214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101986367","display_name":"O. P. Singh","orcid":"https://orcid.org/0000-0002-9946-4141"},"institutions":[],"countries":["IN"],"is_corresponding":false,"raw_author_name":"O.P. Singh","raw_affiliation_strings":["Amity School of Engineering and Technology, Amity University Uttar Pradesh, Lucknow Campus, India"],"affiliations":[{"raw_affiliation_string":"Amity School of Engineering and Technology, Amity University Uttar Pradesh, Lucknow Campus, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086813280","display_name":"G. R. Mishra","orcid":"https://orcid.org/0000-0003-1211-3558"},"institutions":[],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G.R. Mishra","raw_affiliation_strings":["Amity School of Engineering and Technology, Amity University Uttar Pradesh, Lucknow Campus, India"],"affiliations":[{"raw_affiliation_string":"Amity School of Engineering and Technology, Amity University Uttar Pradesh, Lucknow Campus, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059498373","display_name":"Vandana Shukla","orcid":"https://orcid.org/0000-0002-0523-1540"},"institutions":[],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vandana Shukla","raw_affiliation_strings":["Amity School of Engineering and Technology, Amity University Uttar Pradesh, Lucknow Campus, India"],"affiliations":[{"raw_affiliation_string":"Amity School of Engineering and Technology, Amity University Uttar Pradesh, Lucknow Campus, India","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":"23","issue":"4","first_page":"262","last_page":"262"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9931,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9596,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.73438007},{"id":"https://openalex.org/keywords/realisation","display_name":"Realisation","score":0.5153996},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.48534575}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.73438007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6552313},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.52047515},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.51994646},{"id":"https://openalex.org/C2779462738","wikidata":"https://www.wikidata.org/wiki/Q17146409","display_name":"Realisation","level":2,"score":0.5153996},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4976075},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.48534575},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48187312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46256384},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4615308},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4484331},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42947355},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42304993},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4206454},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4147104},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35974562},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34363252},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2684521},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2537086},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22373366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18417111},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16497272},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.14852622},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijstm.2017.10009180","pdf_url":null,"source":{"id":"https://openalex.org/S154565395","display_name":"International Journal of Services Technology and Management","issn_l":"1460-6720","issn":["1460-6720","1741-525X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.53,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W659242671","https://openalex.org/W2990814866","https://openalex.org/W2766377030","https://openalex.org/W2386022279","https://openalex.org/W2384544664","https://openalex.org/W2098419840","https://openalex.org/W2096265248","https://openalex.org/W2082788688","https://openalex.org/W1966764473","https://openalex.org/W1488117239"],"abstract_inverted_index":{"Among":[0],"various":[1],"arithmetic":[2],"logic":[3,32,45,126],"unit":[4,8],"(ALU)":[5],"and":[6,132,146],"storage":[7],"circuits":[9,16,29],"of":[10,21,26,38,51,72,76,95,112,124],"any":[11],"digital":[12,42,58],"computing":[13,68],"device,":[14],"shifter":[15,28,99],"are":[17,70,114],"considered":[18],"as":[19,105,121],"one":[20],"the":[22,36,49,57,73,92,108,130],"key":[23],"component.":[24],"Redesigning":[25],"these":[27],"using":[30,143],"reversible":[31,79,93,125],"approach":[33,46],"leads":[34],"to":[35,107],"generation":[37],"low":[39,63],"power":[40,64],"loss":[41],"devices.":[43],"Reversible":[44],"works":[47],"on":[48,116],"concept":[50],"removing":[52],"heat":[53],"generating":[54],"entities":[55],"from":[56],"designs.":[59,110],"Nanotechnology,":[60],"optical":[61],"computing,":[62],"CMOS":[65],"design,":[66],"quantum":[67],"etc.":[69],"some":[71,117],"major":[74],"areas":[75],"application":[77],"for":[78,91,148],"design":[80,89,131,140],"approach.":[81],"Here":[82],"in":[83,129],"this":[84],"paper,":[85],"we":[86],"propose":[87],"two":[88],"approaches":[90],"realisation":[94],"eight":[96],"bit":[97],"binary":[98],"circuit":[100],"with":[101,152,155],"improved":[102],"performance":[103],"parameters":[104,119],"compared":[106],"existing":[109],"Comparison":[111],"designs":[113],"performed":[115],"selected":[118],"such":[120],"total":[122,133],"number":[123],"gates":[127],"used":[128],"garbage":[134],"outputs":[135],"generated.":[136],"The":[137],"proposed":[138],"optimised":[139],"is":[141],"simulated":[142],"ModelSim":[144],"software":[145],"synthesised":[147],"Xilinx":[149],"Spartan":[150],"3E":[151],"Device":[153],"XC3S500E":[154],"200":[156],"MHz":[157],"frequency.":[158]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2768693570","counts_by_year":[],"updated_date":"2025-01-25T20:14:52.125559","created_date":"2017-12-04"}