{"id":"https://openalex.org/W2137545619","doi":"https://doi.org/10.1504/ijes.2005.009955","title":"Realtime configuration code decompression for dynamic FPGA self reconfiguration: evaluation and implementation","display_name":"Realtime configuration code decompression for dynamic FPGA self reconfiguration: evaluation and implementation","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2137545619","doi":"https://doi.org/10.1504/ijes.2005.009955","mag":"2137545619"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijes.2005.009955","pdf_url":null,"source":{"id":"https://openalex.org/S204369148","display_name":"International Journal of Embedded Systems","issn_l":"1741-1068","issn":["1741-1068","1741-1076"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Hubner","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083386730","display_name":"Michael Ullmann","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Ullmann","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jurgen Becker","raw_affiliation_strings":[],"affiliations":[]}],"institution_assertions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.318,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.686223,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":74},"biblio":{"volume":"1","issue":"3/4","first_page":"263","last_page":"263"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.883181},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.67917013},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.54524434},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4436555}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.883181},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.86406153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79988307},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.67917013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.59809834},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.54524434},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4436555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4323721},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.13830042},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07117629},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijes.2005.009955","pdf_url":null,"source":{"id":"https://openalex.org/S204369148","display_name":"International Journal of Embedded Systems","issn_l":"1741-1068","issn":["1741-1068","1741-1076"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":5,"referenced_works":["https://openalex.org/W12186748","https://openalex.org/W1995875735","https://openalex.org/W2060108852","https://openalex.org/W2081823246","https://openalex.org/W2107745473"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4249632163","https://openalex.org/W2810427553","https://openalex.org/W2808484818","https://openalex.org/W2544043553","https://openalex.org/W2361654132","https://openalex.org/W2136261407","https://openalex.org/W2135053878","https://openalex.org/W2121309702","https://openalex.org/W2009741039"],"abstract_inverted_index":{"Xilinx":[0],"Virtex":[1],"FPGAs":[2],"have":[3,41],"the":[4,29,46,55,82],"possibility":[5],"of":[6,24,31,37,57,67],"dynamical":[7],"partial":[8],"runtime":[9],"reconfiguration.":[10],"If":[11],"a":[12,68,100],"system":[13],"uses":[14],"this":[15],"feature":[16],"with":[17,99],"many":[18],"different":[19],"configuration":[20,47,91],"bitstreams":[21],"for":[22,45],"substitution":[23],"parts":[25],"in":[26,64],"reconfiguration":[27],"memory,":[28],"amount":[30],"neccesary":[32],"memory":[33,38,65],"increases.":[34],"The":[35,70],"sum":[36],"amounts":[39],"which":[40],"to":[42,75,81,89],"be":[43,76],"provided":[44],"data":[48,59,73,92],"is":[49],"not":[50],"negligible.":[51],"This":[52,84],"fact":[53],"suggests":[54],"investigation":[56],"compressing":[58,90],"before":[60,78],"they":[61],"are":[62],"stored":[63],"modules":[66],"system.":[69],"compressed":[71],"bitstream":[72],"has":[74],"decrompressed":[77],"transferring":[79],"it":[80],"FPGA.":[83],"paper":[85],"shows":[86],"an":[87],"approach":[88],"at":[93],"design":[94],"time":[95],"and":[96],"decompressing":[97],"them":[98],"hardware":[101],"module":[102],"implemented":[103],"on":[104,107],"FPGA":[105],"while":[106],"runtime.":[108]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2137545619","counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-03-21T10:49:50.160717","created_date":"2016-06-24"}