{"id":"https://openalex.org/W2057922426","doi":"https://doi.org/10.1504/ijes.2005.008804","title":"Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip","display_name":"Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2057922426","doi":"https://doi.org/10.1504/ijes.2005.008804","mag":"2057922426"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijes.2005.008804","pdf_url":null,"source":{"id":"https://openalex.org/S204369148","display_name":"International Journal of Embedded Systems","issn_l":"1741-1068","issn":["1741-1068","1741-1076"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083131515","display_name":"Yunsi Fei","orcid":"https://orcid.org/0000-0002-9930-0868"},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunsi Fei","raw_affiliation_strings":["University of Connecticut"],"affiliations":[{"raw_affiliation_string":"University of Connecticut","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Electrical Engineering"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.939,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.621774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":74},"biblio":{"volume":"1","issue":"1/2","first_page":"2","last_page":"2"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7882508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.72761744},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.56271535},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5625809},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48921967},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.48107314},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46417734},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4455684},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4278792},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4140372},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36032176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13730478},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.089018285},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08377263},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijes.2005.008804","pdf_url":null,"source":{"id":"https://openalex.org/S204369148","display_name":"International Journal of Embedded Systems","issn_l":"1741-1068","issn":["1741-1068","1741-1076"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W2754086592","https://openalex.org/W2388672758","https://openalex.org/W2144357574","https://openalex.org/W2135981148","https://openalex.org/W2115579119","https://openalex.org/W2108200233","https://openalex.org/W2065289416","https://openalex.org/W2017236304"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,21,28,51],"functional":[3],"partitioning":[4,41],"method":[5],"for":[6],"low":[7],"power":[8,84],"real-time":[9,60],"embedded":[10],"systems.":[11],"The":[12,37],"goal":[13],"is":[14],"to":[15,26],"partition":[16],"the":[17,58,89,92],"system-level":[18],"specification":[19],"of":[20,23,91],"set":[22],"task":[24],"graphs":[25],"realise":[27],"distributed":[29,73],"system":[30,43,74,81],"whose":[31],"constituent":[32],"nodes":[33],"are":[34],"systems-on-a-chip":[35],"(SOCs).":[36],"proposed":[38],"technique":[39,55],"merges":[40],"and":[42,62,67,83],"synthesis":[44],"into":[45],"one":[46],"integrated":[47],"process,":[48],"implemented":[49],"within":[50],"genetic":[52],"algorithm.":[53],"This":[54],"satisfies":[56],"both":[57],"hard":[59],"constraints":[61],"each":[63],"SOC":[64],"area":[65],"constraint,":[66],"performs":[68],"multi-objective":[69],"optimisation,":[70],"with":[71],"multiple":[72],"architectures":[75],"produced":[76],"that":[77],"trade":[78],"off":[79],"overall":[80],"price":[82],"consumption.":[85],"Experimental":[86],"results":[87],"show":[88],"efficacy":[90],"technique.":[93]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2057922426","counts_by_year":[],"updated_date":"2024-12-13T15:29:32.123677","created_date":"2016-06-24"}