乐胖代购免代理版

{"id":"https://openalex.org/W2063098001","doi":"https://doi.org/10.1155/2010/230783","title":"Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations","display_name":"Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations","publication_year":2010,"publication_date":"2010-03-07","ids":{"openalex":"https://openalex.org/W2063098001","doi":"https://doi.org/10.1155/2010/230783","mag":"2063098001"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/230783","pdf_url":"https://downloads.hindawi.com/archive/2010/230783.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/archive/2010/230783.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074738133","display_name":"Kumar Yelamarthi","orcid":"https://orcid.org/0000-0002-0072-3909"},"institutions":[{"id":"https://openalex.org/I1629065","display_name":"Central Michigan University","ror":"https://ror.org/02xawj266","country_code":"US","type":"education","lineage":["https://openalex.org/I1629065"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kumar Yelamarthi","raw_affiliation_strings":["School of Engineering and Technology, Central Michigan University, Mt Pleasant, MI 48859, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Technology, Central Michigan University, Mt Pleasant, MI 48859, USA","institution_ids":["https://openalex.org/I1629065"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064237316","display_name":"Chien\u2010In Henry Chen","orcid":"https://orcid.org/0000-0002-2304-7237"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chien-In Henry Chen","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University, Dayton, OH 45435, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University, Dayton, OH 45435, USA","institution_ids":["https://openalex.org/I19648265"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":64},"biblio":{"volume":"2010","issue":null,"first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6750313},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.42959693}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6776738},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6750313},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.61613023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5921623},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4925726},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.47281682},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4634151},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.42959693},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42843097},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42769012},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41284475},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34063983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19774958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10675904},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/230783","pdf_url":"https://downloads.hindawi.com/archive/2010/230783.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/230783","pdf_url":"https://downloads.hindawi.com/archive/2010/230783.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.45}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":30,"referenced_works":["https://openalex.org/W1508076293","https://openalex.org/W1517661712","https://openalex.org/W1518236483","https://openalex.org/W1541999347","https://openalex.org/W1569550779","https://openalex.org/W175606318","https://openalex.org/W1759929813","https://openalex.org/W1989859908","https://openalex.org/W1993879453","https://openalex.org/W2008862080","https://openalex.org/W2033443176","https://openalex.org/W2050886972","https://openalex.org/W2088115909","https://openalex.org/W2092693137","https://openalex.org/W2103792078","https://openalex.org/W2105755487","https://openalex.org/W2108790707","https://openalex.org/W2109954731","https://openalex.org/W2112173236","https://openalex.org/W2113538389","https://openalex.org/W2117648153","https://openalex.org/W2129230692","https://openalex.org/W2133877139","https://openalex.org/W2134338152","https://openalex.org/W2140281076","https://openalex.org/W2149661268","https://openalex.org/W2150547314","https://openalex.org/W2155989392","https://openalex.org/W2158414308","https://openalex.org/W2532574515"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W4295102875","https://openalex.org/W3217463396","https://openalex.org/W3204929712","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W2300671402","https://openalex.org/W2183015194","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"The":[0],"complexity":[1],"of":[2,5,23],"timing":[3,34],"optimization":[4,35,48,81,106],"high-performance":[6],"circuits":[7],"has":[8,83],"been":[9],"increasing":[10],"rapidly":[11],"in":[12,88,100],"proportion":[13],"to":[14],"the":[15,79],"shrinking":[16],"CMOS":[17,38,52],"device":[18],"size":[19],"and":[20,41,61,69,74,92],"rising":[21],"magnitude":[22],"process":[24,96],"variations.":[25],"Addressing":[26],"these":[27],"significant":[28],"challenges,":[29],"this":[30],"paper":[31],"presents":[32],"a":[33,42,55,66,103],"algorithm":[36,82],"for":[37,50],"dynamic":[39,62],"logic":[40],"Path":[43],"Oriented":[44],"IN":[45],"Time":[46],"(POINT)":[47],"flow":[49],"mixed-static-dynamic":[51],"logic,":[53],"where":[54],"design":[56],"is":[57],"partitioned":[58],"into":[59],"static":[60],"circuits.":[63],"Implemented":[64],"on":[65,72],"64-b":[67],"adder":[68],"International":[70],"Symposium":[71],"Circuits":[73],"Systems":[75],"(ISCAS)":[76],"benchmark":[77],"circuits,":[78],"POINT":[80],"shown":[84],"an":[85],"average":[86],"improvement":[87],"delay":[89,93],"by":[90,98],"38%":[91],"uncertainty":[94],"from":[95],"variations":[97],"35%":[99],"comparison":[101],"with":[102],"state-of-the-art":[104],"commercial":[105],"tool.":[107]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2063098001","counts_by_year":[],"updated_date":"2024-12-13T18:01:03.308715","created_date":"2016-06-24"}