{"id":"https://openalex.org/W2012681752","doi":"https://doi.org/10.1147/rd.404.0475","title":"IC technology and ASIC design for the Cray J90 supercomputer","display_name":"IC technology and ASIC design for the Cray J90 supercomputer","publication_year":1996,"publication_date":"1996-07-01","ids":{"openalex":"https://openalex.org/W2012681752","doi":"https://doi.org/10.1147/rd.404.0475","mag":"2012681752"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1147/rd.404.0475","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084304355","display_name":"D. J. Poli","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. J. Poli","raw_affiliation_strings":["Cray Research Inc., P.O. Box 4000, Chippewa Falls, Minnesota 54729, USA"],"affiliations":[{"raw_affiliation_string":"Cray Research Inc., P.O. Box 4000, Chippewa Falls, Minnesota 54729, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031330878","display_name":"M. S. Berry","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. S. Berry","raw_affiliation_strings":["Cray Research, Inc., Chippewa Falls, MN, USA"],"affiliations":[{"raw_affiliation_string":"Cray Research, Inc., Chippewa Falls, MN, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076746812","display_name":"J. N. Kruchowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. N. Kruchowski","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":54},"biblio":{"volume":"40","issue":"4","first_page":"475","last_page":"483"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.85636556},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.47355095},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43799415},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43323597},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42672443}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.85636556},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6606097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5854338},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5701488},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5058865},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.47355095},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.46759838},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.46097982},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43799415},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43323597},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42672443},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4160599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41364715},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41270697},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3705997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27650353},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2095311},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1747086},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1147/rd.404.0475","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.57,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":2,"referenced_works":["https://openalex.org/W2022867548","https://openalex.org/W2110601084"],"related_works":["https://openalex.org/W4321510758","https://openalex.org/W3205162826","https://openalex.org/W2743305891","https://openalex.org/W2623440917","https://openalex.org/W2171793444","https://openalex.org/W2165817382","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W2056740847","https://openalex.org/W1965232212"],"abstract_inverted_index":{"The":[0,43,71,87,101,169],"decision":[1,139,153],"to":[2,67,119,154,198],"use":[3,155,187],"ASIC":[4,69,156,208],"technology":[5,110,209],"over":[6,114],"a":[7,16,26,56,83,124,174],"full-":[8],"or":[9],"semi-custom":[10],"approach":[11],"in":[12,82],"the":[13,30,37,41,65,90,128,138,145,148,152,162,179,183,199,202],"design":[14,31,102,146,164,170,181],"of":[15,40,48,55,76,89,127,137,147,182,188,204],"computer":[17],"system":[18,57],"is":[19,52],"influenced":[20],"by":[21],"many":[22],"factors,":[23],"and":[24,61,107,134,141,158,166,178,190,201],"has":[25],"significant":[27],"impact":[28],"on":[29,36,161],"methodology":[32,165],"as":[33,35,197],"well":[34],"completion":[38],"schedule":[39,62],"product.":[42],"Cray":[44,129],"Research":[45],"J90\u2122":[46],"line":[47],"100-MHz":[49],"supercomputer":[50],"systems":[51],"an":[53,68,206],"example":[54],"whose":[58],"performance,":[59],"cost,":[60],"needs":[63],"drove":[64],"designers":[66],"solution.":[70],"J90":[72,149],"comprises":[73],"varying":[74],"numbers":[75],"ten":[77],"unique":[78],"ASICs,":[79],"each":[80],"designed":[81],"0.5-\u00b5m":[84],"CMOS":[85,99],"technology.":[86],"largest":[88],"ASICs":[91],"contains":[92],"more":[93],"than":[94],"500,000":[95],"equivalent":[96],"two-way":[97],"NAND":[98],"gates.":[100],"cycle,":[103],"including":[104,151],"integrated":[105],"circuit":[106],"first-level":[108],"packaging":[109],"selection,":[111],"took":[112],"just":[113],"two":[115],"years":[116],"from":[117],"concept":[118],"production.":[120],"This":[121],"paper":[122],"presents":[123],"brief":[125],"history":[126],"ELS":[130],"(Entry-Level":[131],"Systems)":[132],"division":[133],"discusses":[135],"some":[136],"processes":[140],"trade-offs":[142],"made":[143,186],"during":[144],"system,":[150],"technology,":[157],"its":[159],"effect":[160],"overall":[163],"CAD":[167],"flow.":[168],"methodology,":[171],"which":[172,185],"utilized":[173],"ground-rule-based":[175],"HDL/synthesis":[176],"approach,":[177],"physical":[180],"chips,":[184],"industry-standard":[189],"vendor-proprietary":[191],"tools,":[192],"are":[193,210],"discussed.":[194],"Finally,":[195],"conclusions":[196],"applicability":[200],"success":[203],"utilizing":[205],"\u201coff-the-shelf\u201d":[207],"drawn.":[211]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2012681752","counts_by_year":[],"updated_date":"2024-12-07T09:59:19.764920","created_date":"2016-06-24"}