{"id":"https://openalex.org/W4243825971","doi":"https://doi.org/10.1145/70082.68188","title":"Efficient synchronization primitives for large-scale cache-coherent multiprocessors","display_name":"Efficient synchronization primitives for large-scale cache-coherent multiprocessors","publication_year":1989,"publication_date":"1989-04-01","ids":{"openalex":"https://openalex.org/W4243825971","doi":"https://doi.org/10.1145/70082.68188"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/70082.68188","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/70082.68188","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/70082.68188","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045675806","display_name":"James Goodman","orcid":"https://orcid.org/0000-0003-3211-3416"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James R. Goodman","raw_affiliation_strings":["Univ. of Wisconsin-Madison, Madison"],"affiliations":[{"raw_affiliation_string":"Univ. of Wisconsin-Madison, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108601424","display_name":"Mary K. Vernon","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mary K. Vernon","raw_affiliation_strings":["Univ. of Wisconsin-Madison, Madison"],"affiliations":[{"raw_affiliation_string":"Univ. of Wisconsin-Madison, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045143534","display_name":"Philip J. Woest","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip J. Woest","raw_affiliation_strings":["Univ. of Wisconsin-Madison, Madison"],"affiliations":[{"raw_affiliation_string":"Univ. of Wisconsin-Madison, Madison","institution_ids":["https://openalex.org/I135310074"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":13.095,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":166,"citation_normalized_percentile":{"value":0.995135,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5957234},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.46169293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.87776315},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7398336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7278642},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5957234},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.55969405},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.50369257},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48677802},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47966245},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.46169293},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.41609257},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.41288012},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3701118},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.36822575},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15651807},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.124581456},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.12271312},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/70082.68188","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/70082.68188","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},{"is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/59060","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/59060/1/TR814.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":["University of Wisconsin\u2013Madison"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/70082.68188","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/70082.68188","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W2015065468","https://openalex.org/W2018344261","https://openalex.org/W2047434043","https://openalex.org/W2067647055","https://openalex.org/W2106626405","https://openalex.org/W2151952022","https://openalex.org/W2170554574","https://openalex.org/W2970285207","https://openalex.org/W4240971432","https://openalex.org/W4244672099"],"related_works":["https://openalex.org/W4255008187","https://openalex.org/W3216777841","https://openalex.org/W2407815036","https://openalex.org/W2231555634","https://openalex.org/W2135302104","https://openalex.org/W2105141138","https://openalex.org/W2079555365","https://openalex.org/W2042844055","https://openalex.org/W1926577562","https://openalex.org/W1482370651"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"set":[4,20],"of":[5,21],"efficient":[6],"primitives":[7,22],"for":[8],"process":[9],"synchronization":[10],"in":[11,17,30],"multiprocessors.":[12],"The":[13],"only":[14],"assumptions":[15],"made":[16],"developing":[18],"the":[19,31,38],"are":[23],"that":[24,37],"hardware":[25],"combining":[26],"is":[27],"not":[28],"implemented":[29],"inter-connect,":[32],"and":[33],"(in":[34],"one":[35],"case)":[36],"interconnect":[39],"supports":[40],"broadcast.":[41]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4243825971","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2025-01-05T00:33:54.892864","created_date":"2022-05-12"}