{"id":"https://openalex.org/W4312121150","doi":"https://doi.org/10.1145/3508352.3549433","title":"Dynamic Frequency Boosting Beyond Critical Path Delay","display_name":"Dynamic Frequency Boosting Beyond Critical Path Delay","publication_year":2022,"publication_date":"2022-10-30","ids":{"openalex":"https://openalex.org/W4312121150","doi":"https://doi.org/10.1145/3508352.3549433"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/3508352.3549433","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":"https://doi.org/10.1145/3508352.3549433","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004512311","display_name":"Nikolaos Zompakis","orcid":"https://orcid.org/0000-0003-0904-3237"},"institutions":[],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Zompakis","raw_affiliation_strings":["Trimsignal, Athens, Attiki, Greece"],"affiliations":[{"raw_affiliation_string":"Trimsignal, Athens, Attiki, Greece","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I32762134","display_name":"Harokopio University of Athens","ror":"https://ror.org/02k5gp281","country_code":"GR","type":"education","lineage":["https://openalex.org/I32762134"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["Harokopio University of Athens, Athens, Attiki, Greece"],"affiliations":[{"raw_affiliation_string":"Harokopio University of Athens, Athens, Attiki, Greece","institution_ids":["https://openalex.org/I32762134"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":60},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.791506},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.65673995},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting","score":0.6240083}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.791506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7568375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.65916413},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.65673995},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.6240083},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45312265},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.4197815},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3901057},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35915604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34007972},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22423139},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12578335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.113012105},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/3508352.3549433","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/3508352.3549433","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.62}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W2119826888","https://openalex.org/W2136103183","https://openalex.org/W2169468042","https://openalex.org/W2552568017","https://openalex.org/W2615504945","https://openalex.org/W2625870498","https://openalex.org/W2794221858","https://openalex.org/W2899915146","https://openalex.org/W2913547449","https://openalex.org/W2951732054","https://openalex.org/W3013751122","https://openalex.org/W3114989627","https://openalex.org/W4230024053","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W98480971","https://openalex.org/W2970375204","https://openalex.org/W2913534066","https://openalex.org/W2164382479","https://openalex.org/W2157978810","https://openalex.org/W2150291671","https://openalex.org/W2146343568","https://openalex.org/W2058965144","https://openalex.org/W2027972911","https://openalex.org/W2013643406"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"an":[3,50,79,113],"innovative":[4,51],"post-implementation":[5],"Dynamic":[6],"Frequency":[7],"Boosting":[8],"(DFB)":[9],"technique":[10,38,84],"to":[11,64,95],"release":[12],"\"hidden\"":[13],"performance":[14],"margins":[15],"of":[16,33,116,132,138,153],"digital":[17],"circuit":[18],"designs":[19,141],"currently":[20],"suppressed":[21],"by":[22],"typical":[23],"critical":[24],"path":[25,46,75,159],"constraint":[26],"design":[27],"flows,":[28],"thus":[29],"defining":[30],"higher":[31],"limits":[32],"operation":[34],"speed.":[35],"The":[36,82],"proposed":[37,83],"goes":[39],"beyond":[40],"state-of-the-art":[41],"and":[42,134],"exploits":[43],"the":[44,59,67,73,157],"data-driven":[45],"delay":[47,76],"variability":[48],"incorporating":[49],"hardware":[52],"clocking":[53],"mechanism":[54],"that":[55],"detects":[56],"in":[57,126,149],"real-time":[58],"paths'":[60],"activation.":[61],"In":[62],"contrast":[63],"timing":[65],"speculation,":[66],"operating":[68],"speed":[69],"is":[70],"adjusted":[71],"on":[72,88,156],"nominal":[74],"activation,":[77],"succeeding":[78],"error-free":[80],"acceleration.":[81],"has":[85],"been":[86],"evaluated":[87],"three":[89],"FPGA-based":[90],"use":[91],"cases":[92],"carefully":[93],"selected":[94],"exhibit":[96],"differing":[97],"domain":[98],"characteristics,":[99],"i.e":[100],"i)":[101],"a":[102,119,130,136],"third":[103],"party":[104],"DNN":[105],"inference":[106],"accelerator":[107],"IP":[108],"for":[109],"CIFAR-10":[110],"images":[111],"achieving":[112,151],"average":[114],"speedup":[115,131],"18%,":[117],"ii)":[118],"highly":[120],"designer-optimized":[121],"Optical":[122],"Digital":[123],"Equalizer":[124],"design,":[125],"which":[127],"DBF":[128],"delivered":[129],"50%":[133],"iii)":[135],"set":[137],"5":[139],"synthetic":[140],"examining":[142],"high":[143],"frequency":[144],"(beyond":[145],"400":[146],"MHz)":[147],"applications":[148],"FPGAs,":[150],"accelerations":[152],"20--60%":[154],"depending":[155],"underlying":[158],"variability.":[160]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4312121150","counts_by_year":[],"updated_date":"2024-12-13T23:48:02.970277","created_date":"2023-01-04"}