乐胖代购免代理版

{"id":"https://openalex.org/W3033038531","doi":"https://doi.org/10.1145/3386164.3386175","title":"Hardware Scheduler Implementation based on Replicated Resource Architecture for Reconfigurable Systems","display_name":"Hardware Scheduler Implementation based on Replicated Resource Architecture for Reconfigurable Systems","publication_year":2019,"publication_date":"2019-09-25","ids":{"openalex":"https://openalex.org/W3033038531","doi":"https://doi.org/10.1145/3386164.3386175","mag":"3033038531"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386164.3386175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034263055","display_name":"Ionel Zagan","orcid":"https://orcid.org/0000-0003-1322-4516"},"institutions":[{"id":"https://openalex.org/I12012874","display_name":"\u015etefan cel Mare University of Suceava","ror":"https://ror.org/035pkj773","country_code":"RO","type":"education","lineage":["https://openalex.org/I12012874"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Ionel Zagan","raw_affiliation_strings":["Stefan cel Mare University of Suceava, Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control, (MANSiD), Romania"],"affiliations":[{"raw_affiliation_string":"Stefan cel Mare University of Suceava, Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control, (MANSiD), Romania","institution_ids":["https://openalex.org/I12012874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007053778","display_name":"Vasile Gheorghi\u021b\u0103 G\u0103itan","orcid":"https://orcid.org/0000-0001-9899-5111"},"institutions":[{"id":"https://openalex.org/I12012874","display_name":"\u015etefan cel Mare University of Suceava","ror":"https://ror.org/035pkj773","country_code":"RO","type":"education","lineage":["https://openalex.org/I12012874"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Vasile Gheorghi\u0163\u0103 G\u0103itan","raw_affiliation_strings":["Stefan cel Mare University of Suceava, Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control, (MANSiD), Romania"],"affiliations":[{"raw_affiliation_string":"Stefan cel Mare University of Suceava, Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control, (MANSiD), Romania","institution_ids":["https://openalex.org/I12012874"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4970477},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.49268395}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7283201},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.70761484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6619425},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5566385},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4970477},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49481338},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.49268395},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4849901},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.47982097},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.476072},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44201475},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.4337751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14607191},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.08893108},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386164.3386175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W122688650","https://openalex.org/W1963799262","https://openalex.org/W1983719724","https://openalex.org/W2004106001","https://openalex.org/W2034546977","https://openalex.org/W2093498840","https://openalex.org/W2192554814","https://openalex.org/W2207089001","https://openalex.org/W2319706226","https://openalex.org/W2791672306","https://openalex.org/W2890078964","https://openalex.org/W2913547513"],"related_works":["https://openalex.org/W4319999977","https://openalex.org/W3021073074","https://openalex.org/W2461592146","https://openalex.org/W2400669289","https://openalex.org/W2388362035","https://openalex.org/W2371350567","https://openalex.org/W2314057185","https://openalex.org/W2305881264","https://openalex.org/W2100743976","https://openalex.org/W1605538634"],"abstract_inverted_index":{"Among":[0],"many":[1],"others":[2],"aspects,":[3],"technological":[4],"improvements":[5],"in":[6,20,58],"the":[7,31,43,46,50,62,66,71,78,82],"field":[8],"of":[9,25,34,45,65,73,81],"microelectronics":[10],"and":[11,49,70],"microprocessor":[12],"architectures":[13],"have":[14],"radically":[15],"changed":[16],"modern":[17],"systems":[18],"integrated":[19],"real-time":[21,35],"applications.":[22],"The":[23,55],"purpose":[24],"this":[26,59],"study":[27],"is":[28],"to":[29,76],"extend":[30],"hardware":[32,63],"implementation":[33,64],"operating":[36],"system":[37,48],"functions":[38],"(HW-":[39],"RTOS),":[40],"thus":[41],"improving":[42],"performance":[44],"interrupt":[47],"hardware-handling":[51],"block":[52],"for":[53],"events.":[54,83],"research":[56],"presented":[57],"paper":[60],"regards":[61],"event":[67],"selection":[68],"mechanism":[69],"introduction":[72],"specialized":[74],"instruction":[75],"allow":[77],"automatic":[79],"management":[80]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3033038531","counts_by_year":[],"updated_date":"2024-12-07T09:47:58.565228","created_date":"2020-06-12"}