乐胖代购免代理版

{"id":"https://openalex.org/W2981050388","doi":"https://doi.org/10.1145/3386164.3386165","title":"A Study of FPGA-Based Supercomputing Platforms","display_name":"A Study of FPGA-Based Supercomputing Platforms","publication_year":2019,"publication_date":"2019-09-25","ids":{"openalex":"https://openalex.org/W2981050388","doi":"https://doi.org/10.1145/3386164.3386165","mag":"2981050388"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386164.3386165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033231796","display_name":"Ola Challabi","orcid":null},"institutions":[{"id":"https://openalex.org/I35870678","display_name":"University of Northampton","ror":"https://ror.org/04jp2hx10","country_code":"GB","type":"education","lineage":["https://openalex.org/I35870678"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ola Challabi","raw_affiliation_strings":["Department of Computing, University of Northampton, Northampton, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Computing, University of Northampton, Northampton, United Kingdom","institution_ids":["https://openalex.org/I35870678"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074771262","display_name":"Raghad Zenki","orcid":null},"institutions":[{"id":"https://openalex.org/I35870678","display_name":"University of Northampton","ror":"https://ror.org/04jp2hx10","country_code":"GB","type":"education","lineage":["https://openalex.org/I35870678"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Zenki Raghad","raw_affiliation_strings":["Department of Computing, University of Northampton, Northampton, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Computing, University of Northampton, Northampton, United Kingdom","institution_ids":["https://openalex.org/I35870678"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035218478","display_name":"Michael Opoku Agyeman","orcid":"https://orcid.org/0000-0002-3734-4451"},"institutions":[{"id":"https://openalex.org/I35870678","display_name":"University of Northampton","ror":"https://ror.org/04jp2hx10","country_code":"GB","type":"education","lineage":["https://openalex.org/I35870678"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Michael Opoku Agyeman","raw_affiliation_strings":["Department of Computing, University of Northampton, Northampton, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Computing, University of Northampton, Northampton, United Kingdom","institution_ids":["https://openalex.org/I35870678"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.4930553}],"concepts":[{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.9608004},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.86284345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028333},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4930553},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4789415},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.400639},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39588022}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386164.3386165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1965942262","https://openalex.org/W1967965287","https://openalex.org/W1993662099","https://openalex.org/W2020239725","https://openalex.org/W2116433835","https://openalex.org/W2169169782","https://openalex.org/W2171768221","https://openalex.org/W2382505656","https://openalex.org/W2416269639","https://openalex.org/W2507346542","https://openalex.org/W2566465461","https://openalex.org/W2572760777","https://openalex.org/W2886819036","https://openalex.org/W4235101327","https://openalex.org/W981863319"],"related_works":["https://openalex.org/W3164085601","https://openalex.org/W2152074211","https://openalex.org/W2139962137","https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W1612076744","https://openalex.org/W1599154403","https://openalex.org/W1522032972"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"play":[5],"a":[6,42],"significant":[7],"role":[8],"in":[9,33],"modern":[10],"supercomputing":[11,50],"by":[12],"providing":[13],"benefits":[14],"of":[15,31,36,45],"hardware":[16],"speed":[17],"as":[18,20],"well":[19],"programmability.":[21],"Recently,":[22],"there":[23],"has":[24],"been":[25],"many":[26],"contributions":[27],"about":[28],"the":[29,34],"application":[30],"FPGAs":[32],"area":[35],"supercomputing.":[37],"Consequently,":[38],"this":[39],"paper":[40],"presents":[41],"brief":[43],"review":[44],"existing":[46],"work":[47],"on":[48],"FPGA-based":[49],"platforms.":[51]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2981050388","counts_by_year":[],"updated_date":"2024-12-07T09:45:43.409071","created_date":"2019-10-25"}