乐胖代购免代理版

{"id":"https://openalex.org/W2945816340","doi":"https://doi.org/10.1145/3316781.3317890","title":"Rapid Generation of High-Quality RISC-V Processors from Functional Instruction Set Specifications","display_name":"Rapid Generation of High-Quality RISC-V Processors from Functional Instruction Set Specifications","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2945816340","doi":"https://doi.org/10.1145/3316781.3317890","mag":"2945816340"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102779166","display_name":"Gai Liu","orcid":"https://orcid.org/0000-0001-8538-686X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]},{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gai Liu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY and Xilinx, Inc., San Jose, CA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY and Xilinx, Inc., San Jose, CA","institution_ids":["https://openalex.org/I32923980","https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025476544","display_name":"Joseph Primmer","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Primmer","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037210004","display_name":"Zhiru Zhang","orcid":"https://orcid.org/0000-0002-0778-0308"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiru Zhang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.69,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.73913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.49392492}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8424921},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.70801365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6782541},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.62329334},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.60435194},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5667041},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.54764384},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.49392492},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39228046},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.30079657},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20285493},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W2012471639","https://openalex.org/W2022224635","https://openalex.org/W2034779352","https://openalex.org/W2038509324","https://openalex.org/W2085125624","https://openalex.org/W2087656024","https://openalex.org/W2100218206","https://openalex.org/W2103670614","https://openalex.org/W2125136249","https://openalex.org/W2133156997","https://openalex.org/W2145843790","https://openalex.org/W2156088664","https://openalex.org/W2156499539","https://openalex.org/W2166029537","https://openalex.org/W2168667825","https://openalex.org/W2171697422","https://openalex.org/W2606722458"],"related_works":["https://openalex.org/W4385730960","https://openalex.org/W4376881175","https://openalex.org/W4364295250","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2993622674","https://openalex.org/W2538644970","https://openalex.org/W2128502296","https://openalex.org/W1998013902","https://openalex.org/W1833044483"],"abstract_inverted_index":{"The":[0,37],"increasing":[1],"popularity":[2],"of":[3,34,45],"compute":[4],"acceleration":[5],"for":[6,22],"emerging":[7],"domains":[8],"such":[9],"as":[10,27],"artificial":[11],"intelligence":[12],"and":[13,50,88],"computer":[14],"vision":[15],"has":[16],"led":[17],"to":[18,39,58,90],"the":[19,46,60,71,76,93,98],"growing":[20],"need":[21],"domain-specific":[23],"accelerators,":[24],"often":[25,86],"implemented":[26],"specialized":[28],"processors":[29],"that":[30],"execute":[31],"a":[32],"set":[33],"domain-optimized":[35],"instructions.":[36],"ability":[38,66],"rapidly":[40],"explore":[41],"(1)":[42],"various":[43],"possibilities":[44],"customized":[47],"instruction":[48],"set,":[49],"(2)":[51],"its":[52],"corresponding":[53],"micro-architectural":[54,102],"features":[55],"is":[56,67,85],"critical":[57],"achieve":[59],"best":[61],"quality-of-results":[62],"(QoRs).":[63],"However,":[64],"this":[65],"frequently":[68],"hindered":[69],"by":[70],"manual":[72],"design":[73,94],"process":[74],"at":[75,97],"register":[77],"transfer":[78],"level":[79,100],"(RTL).":[80],"Such":[81],"an":[82],"RTL-based":[83],"methodology":[84],"expensive":[87],"slow":[89],"react":[91],"when":[92],"specifications":[95],"change":[96],"instruction-set":[99],"and/or":[101],"level.":[103]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2945816340","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2024-12-09T08:43:22.207355","created_date":"2019-05-29"}