乐胖代购免代理版

{"id":"https://openalex.org/W2946462006","doi":"https://doi.org/10.1145/3316781.3317881","title":"Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs","display_name":"Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2946462006","doi":"https://doi.org/10.1145/3316781.3317881","mag":"2946462006"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086240263","display_name":"Shuo Huai","orcid":"https://orcid.org/0000-0002-4744-304X"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"funder","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuo Huai","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084206872","display_name":"Weining Song","orcid":"https://orcid.org/0000-0002-4757-0081"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"funder","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weining Song","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061455216","display_name":"Mengying Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"funder","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengying Zhao","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103199799","display_name":"Xiaojun Cai","orcid":"https://orcid.org/0000-0003-1586-375X"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"funder","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojun Cai","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076117279","display_name":"Zhiping Jia","orcid":"https://orcid.org/0000-0002-7769-4771"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"funder","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiping Jia","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University","institution_ids":["https://openalex.org/I80143920"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.615,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.79609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":83,"max":84},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-Volatile Memory","score":0.5884356},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5370606},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance Improvement","score":0.49814367}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.758921},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7025354},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.67329025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6595572},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6135136},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.59787047},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5884356},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5370606},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.49814367},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.44344813},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.41070133},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31357414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21341687},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13868079},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.64,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":18,"referenced_works":["https://openalex.org/W1561399851","https://openalex.org/W1675151442","https://openalex.org/W2002226195","https://openalex.org/W2004823737","https://openalex.org/W2005602803","https://openalex.org/W2043110529","https://openalex.org/W2066247576","https://openalex.org/W2083066702","https://openalex.org/W2085743209","https://openalex.org/W2086709250","https://openalex.org/W2091685042","https://openalex.org/W2120544688","https://openalex.org/W2158520123","https://openalex.org/W2295783341","https://openalex.org/W2433248078","https://openalex.org/W2583145172","https://openalex.org/W2625680561","https://openalex.org/W2768897236"],"related_works":["https://openalex.org/W3185029353","https://openalex.org/W3116379964","https://openalex.org/W2942190539","https://openalex.org/W2915176329","https://openalex.org/W2795181762","https://openalex.org/W2793465010","https://openalex.org/W2783549708","https://openalex.org/W2766443086","https://openalex.org/W2089002058","https://openalex.org/W1909296377"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"have":[5,31],"been":[6],"widely":[7],"adopted":[8],"in":[9,102],"both":[10],"high-performance":[11],"servers":[12],"and":[13,25,47],"embedded":[14],"systems.":[15],"Since":[16],"static":[17],"random":[18],"access":[19],"memory":[20,54],"(SRAM)":[21],"has":[22],"limited":[23,69],"density":[24],"comparatively":[26],"high":[27],"leakage":[28],"power,":[29],"researchers":[30],"proposed":[32],"FPGA":[33],"architectures":[34],"based":[35],"on":[36],"emerging":[37],"non-volatile":[38],"memories":[39],"(NVMs)":[40],"to":[41,79,104],"satisfy":[42],"the":[43,66,132],"requirements":[44],"of":[45,55,68],"data-intensive":[46],"low-power":[48],"applications.":[49],"Block":[50],"RAM":[51,81,101],"is":[52,59,111,125],"on-chip":[53],"FPGAs,":[56],"when":[57],"it":[58,63,83],"implemented":[60],"with":[61,127,136],"NVM,":[62],"will":[64],"face":[65],"challenge":[67],"endurance.":[70],"Traditional":[71],"wear":[72,96,115,138],"leveling":[73,97,116],"strategy":[74,110],"cannot":[75],"be":[76],"directly":[77],"applied":[78],"block":[80,100],"because":[82],"may":[84],"induce":[85],"large":[86],"performance":[87,129],"overhead.":[88],"In":[89],"this":[90],"paper,":[91],"we":[92],"propose":[93],"a":[94],"performance-aware":[95],"scheme":[98],"for":[99],"FPGAs":[103],"improve":[105],"its":[106],"lifetime.":[107],"The":[108,118],"placement":[109],"improved":[112],"by":[113],"injecting":[114],"guidance.":[117],"evaluation":[119],"shows":[120],"that":[121],"29.75%":[122],"lifetime":[123],"enhancement":[124],"achieved":[126],"16.32%":[128],"improvement":[130],"at":[131],"same":[133],"time,":[134],"compared":[135],"traditional":[137],"leveling.":[139]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2946462006","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4}],"updated_date":"2025-02-20T13:52:43.566882","created_date":"2019-05-29"}