乐胖代购免代理版

{"id":"https://openalex.org/W2898296448","doi":"https://doi.org/10.1145/3281287.3281291","title":"Towards compilation of an imperative language for FPGAs","display_name":"Towards compilation of an imperative language for FPGAs","publication_year":2018,"publication_date":"2018-10-24","ids":{"openalex":"https://openalex.org/W2898296448","doi":"https://doi.org/10.1145/3281287.3281291","mag":"2898296448"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3281287.3281291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019132495","display_name":"Baptiste Pauget","orcid":null},"institutions":[],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Baptiste Pauget","raw_affiliation_strings":["ENS, France"],"affiliations":[{"raw_affiliation_string":"ENS, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008538442","display_name":"David J. Pearce","orcid":"https://orcid.org/0000-0003-4535-9677"},"institutions":[{"id":"https://openalex.org/I41156924","display_name":"Victoria University of Wellington","ror":"https://ror.org/0040r6f76","country_code":"NZ","type":"education","lineage":["https://openalex.org/I41156924"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"David J. Pearce","raw_affiliation_strings":["Victoria University of Wellington, New Zealand"],"affiliations":[{"raw_affiliation_string":"Victoria University of Wellington, New Zealand","institution_ids":["https://openalex.org/I41156924"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057086547","display_name":"Alex Potanin","orcid":"https://orcid.org/0000-0002-4242-2725"},"institutions":[{"id":"https://openalex.org/I41156924","display_name":"Victoria University of Wellington","ror":"https://ror.org/0040r6f76","country_code":"NZ","type":"education","lineage":["https://openalex.org/I41156924"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Alex Potanin","raw_affiliation_strings":["Victoria University of Wellington, New Zealand"],"affiliations":[{"raw_affiliation_string":"Victoria University of Wellington, New Zealand","institution_ids":["https://openalex.org/I41156924"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.193,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.209111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":62,"max":70},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"56"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.764729}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.84370893},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7962413},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.764729},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.62806904},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5713495},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.56034005},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.51177543},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.47342375},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.47139174},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4441654},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.4234175},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4119802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35654795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33977866},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.29663956},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21526936}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3281287.3281291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":43,"referenced_works":["https://openalex.org/W136674180","https://openalex.org/W1480909796","https://openalex.org/W1501258188","https://openalex.org/W1509650477","https://openalex.org/W1516536978","https://openalex.org/W1523628773","https://openalex.org/W1555693494","https://openalex.org/W1558558660","https://openalex.org/W1565541828","https://openalex.org/W1602642926","https://openalex.org/W175791261","https://openalex.org/W1772887859","https://openalex.org/W1820726602","https://openalex.org/W1843505774","https://openalex.org/W1965864973","https://openalex.org/W1979081194","https://openalex.org/W1983394510","https://openalex.org/W1993836075","https://openalex.org/W1998838326","https://openalex.org/W2010947830","https://openalex.org/W2030005191","https://openalex.org/W2040340473","https://openalex.org/W2054625910","https://openalex.org/W2055477538","https://openalex.org/W2072172623","https://openalex.org/W2081415895","https://openalex.org/W2096368963","https://openalex.org/W2106962797","https://openalex.org/W2108089272","https://openalex.org/W2121610622","https://openalex.org/W2125044336","https://openalex.org/W2128767383","https://openalex.org/W2128827681","https://openalex.org/W2130427425","https://openalex.org/W2134573462","https://openalex.org/W2148802605","https://openalex.org/W2158583421","https://openalex.org/W2191327475","https://openalex.org/W2522590477","https://openalex.org/W2539997693","https://openalex.org/W2605312318","https://openalex.org/W2751009798","https://openalex.org/W3098156094"],"related_works":["https://openalex.org/W4297665406","https://openalex.org/W4293071059","https://openalex.org/W3004362061","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2383986884","https://openalex.org/W2364622490","https://openalex.org/W2356141508","https://openalex.org/W2042515040","https://openalex.org/W1735031787"],"abstract_inverted_index":{"Field-Programmable":[0],"Gate":[1],"Arrays":[2],"(FPGA's)":[3],"have":[4,12],"been":[5],"around":[6],"since":[7],"the":[8,67,117,122],"early":[9],"1980s":[10],"and":[11,59],"now":[13],"achieved":[14],"relatively":[15],"wide-spread":[16],"use.":[17],"For":[18],"example,":[19],"FPGAs":[20],"are":[21,39],"routinely":[22],"used":[23],"for":[24,62,77],"high-performance":[25],"computing,":[26],"financial":[27],"applications,":[28],"seismic":[29],"modelling,":[30],"DNA":[31],"sequence":[32],"alignment,":[33],"software":[34],"defined":[35],"networking":[36],"and,":[37],"occasionally,":[38],"even":[40],"found":[41],"in":[42,86],"smartphones.":[43],"And":[44],"yet,":[45],"despite":[46],"their":[47],"success,":[48],"there":[49],"still":[50],"remains":[51],"something":[52],"of":[53,69,94],"a":[54,92,112],"gap":[55],"between":[56],"programming":[57,72],"languages":[58],"circuit":[60],"designs":[61],"an":[63,70,80,88],"FPGA.":[64,81],"We":[65],"consider":[66],"compilation":[68],"imperative":[71],"language,":[73],"Whiley,":[74],"to":[75,99],"VHDL":[76],"use":[78],"on":[79],"A":[82],"key":[83],"challenge":[84],"lies":[85],"splitting":[87],"arbitrary":[89],"function":[90],"into":[91],"series":[93],"pipeline":[95,123],"stages,":[96],"as":[97,101,105],"necessary":[98],"expose":[100],"much":[102],"task":[103],"parallelism":[104],"possible.":[106],"To":[107],"do":[108],"this,":[109],"we":[110],"introduce":[111],"language":[113],"construct":[114],"which":[115],"gives":[116],"programmer":[118],"control":[119],"over":[120],"how":[121],"is":[124],"constructed.":[125]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2898296448","counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2024-12-17T15:49:07.569936","created_date":"2018-11-02"}