{"id":"https://openalex.org/W2514878379","doi":"https://doi.org/10.1145/2967938.2971463","title":"Student Research Poster","display_name":"Student Research Poster","publication_year":2016,"publication_date":"2016-08-31","ids":{"openalex":"https://openalex.org/W2514878379","doi":"https://doi.org/10.1145/2967938.2971463","mag":"2514878379"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967938.2971463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030934781","display_name":"Roman Kaplan","orcid":"https://orcid.org/0000-0003-3722-0739"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Roman Kaplan","raw_affiliation_strings":["Technion, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5030934781"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":66},"biblio":{"volume":null,"issue":null,"first_page":"453","last_page":"453"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9969,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9935,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.70327353},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5745209},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal Memory","score":0.5627358},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.54248434},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.48970774},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4676708},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4620914}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7606815},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.70327353},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6655551},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5745209},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5627358},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5473367},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.54248434},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.52885187},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.48970774},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4676708},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4620914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41027325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40997356},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31834692},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31782788},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3145969},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30406106},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.26222444},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17617026},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.16905043},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13748246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12198165},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.09891334}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967938.2971463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":2,"referenced_works":["https://openalex.org/W2344543892","https://openalex.org/W2582153885"],"related_works":["https://openalex.org/W4293159259","https://openalex.org/W2903040985","https://openalex.org/W2188534734","https://openalex.org/W2171888576","https://openalex.org/W2079019992","https://openalex.org/W2028830162","https://openalex.org/W1993178305","https://openalex.org/W1603190074","https://openalex.org/W1494152240","https://openalex.org/W1030357071"],"abstract_inverted_index":{"In":[0,80],"Most":[1],"contemporary":[2],"high":[3,62],"performance":[4,27,63],"computers":[5],"are":[6,87],"based":[7],"on":[8,178],"von":[9,48],"Neumann":[10,49],"architecture.":[11],"It":[12],"is":[13,65,142,186],"widely":[14],"recognized":[15],"that":[16,167],"such":[17,74],"architecture":[18],"suffers":[19],"from":[20,188],"CPU-memory":[21],"bottleneck.":[22],"The":[23],"problem":[24,51],"affects":[25],"both":[26],"and":[28,33,45,77,85,109,149,171,200],"power":[29],"efficiency":[30],"of":[31,38,70,117,198],"multicore":[32],"manycore":[34],"architectures.":[35],"With":[36],"continuation":[37],"CPU":[39],"scaling":[40,69],"(driven":[41],"by":[42],"Moore's":[43],"law":[44],"parallelization),":[46],"the":[47,66,183,189,196],"bottleneck":[50],"will":[52],"become":[53],"even":[54],"more":[55],"acute.":[56],"Another":[57],"major":[58],"factor":[59],"affecting":[60],"today's":[61],"computing":[64],"slowdown":[67],"in":[68],"traditional":[71],"charge-based":[72,95],"memories":[73],"as":[75],"DRAM":[76,150,174,201],"NAND":[78],"Flash.":[79],"response,":[81],"many":[82],"novel":[83],"nano-devices":[84],"materials":[86],"under":[88],"investigation":[89],"to":[90,94],"create":[91],"an":[92],"alternative":[93],"memory,":[96,121],"namely":[97],"resistive":[98],"memory.":[99],"Such":[100],"alternatives":[101],"include":[102],"memristors,":[103],"RRAM,":[104],"PCM,":[105],"3D":[106,143,158,173],"Xpoint,":[107],"STT-MRAM":[108],"others.":[110],"These":[111],"technologies":[112],"have":[113,136,162],"a":[114],"wide":[115],"range":[116],"potential":[118],"applications":[119],"beyond":[120],"including":[122],"solid":[123],"state":[124],"disks,":[125],"digital":[126],"computing,":[127,129],"neuromorphic":[128],"etc.":[130],"New":[131],"approaches":[132],"for":[133],"processing-in-memory":[134],"(PiM)":[135],"been":[137],"suggested.":[138],"One":[139],"promising":[140],"technology":[141],"stacking,":[144],"which":[145],"integrates":[146],"separate":[147,187],"logic":[148,170],"layers":[151],"with":[152],"high-bandwidth,":[153],"low-energy":[154],"through-silicon":[155],"vias.":[156],"Leveraging":[157],"stacking":[159],"technology,":[160],"researchers":[161],"proposed":[163],"near-DRAM":[164],"acceleration":[165],"architectures":[166],"integrate":[168],"accelerator":[169,180],"custom":[172],"devices.":[175],"They":[176],"focus":[177],"either":[179],"architecture,":[181],"where":[182],"memory":[184,193],"system":[185,194],"host":[190],"processor's":[191],"main":[192],"or":[195],"integration":[197],"accelerators":[199]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2514878379","counts_by_year":[],"updated_date":"2024-12-10T05:53:58.177315","created_date":"2016-09-16"}