{"id":"https://openalex.org/W2293873148","doi":"https://doi.org/10.1145/258915.258928","title":"Aggressive inlining","display_name":"Aggressive inlining","publication_year":1997,"publication_date":"1997-05-01","ids":{"openalex":"https://openalex.org/W2293873148","doi":"https://doi.org/10.1145/258915.258928","mag":"2293873148"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/258915.258928","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/258916.258928","source":{"id":"https://openalex.org/S4393917474","display_name":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation","issn_l":"1531-7102","issn":["1531-7102"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/258916.258928","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015937700","display_name":"Andrew Ayers","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Ayers","raw_affiliation_strings":["Hewlett-Packard Massachusetts Language Laboratory, 300 Apollo Drive, Chelmsford, MA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Massachusetts Language Laboratory, 300 Apollo Drive, Chelmsford, MA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088347989","display_name":"Richard Schooler","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Schooler","raw_affiliation_strings":["Hewlett-Packard Massachusetts Language Laboratory, 300 Apollo Drive, Chelmsford, MA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Massachusetts Language Laboratory, 300 Apollo Drive, Chelmsford, MA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067285049","display_name":"Robert Gottlieb","orcid":"https://orcid.org/0009-0004-1201-0924"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Gottlieb","raw_affiliation_strings":["Hewlett-Packard Massachusetts Language Laboratory, 300 Apollo Drive, Chelmsford, MA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Massachusetts Language Laboratory, 300 Apollo Drive, Chelmsford, MA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.135,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":96,"citation_normalized_percentile":{"value":0.976056,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"134","last_page":"145"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9957,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9897,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7656934},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.54204786},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.50303453},{"id":"https://openalex.org/keywords/cloning","display_name":"Cloning (programming)","score":0.4945955},{"id":"https://openalex.org/keywords/subroutine","display_name":"Subroutine","score":0.4903791},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.41908252},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41770333},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.41477036}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8622472},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7656934},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7178761},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.57486516},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.55737054},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.54204786},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.52489746},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.50303453},{"id":"https://openalex.org/C121050878","wikidata":"https://www.wikidata.org/wiki/Q5135020","display_name":"Cloning (programming)","level":2,"score":0.4945955},{"id":"https://openalex.org/C96147967","wikidata":"https://www.wikidata.org/wiki/Q190686","display_name":"Subroutine","level":2,"score":0.4903791},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45731398},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.41908252},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41770333},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.41477036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3858776},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3210541},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3198784},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.08564356},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.081858784},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/258915.258928","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/258916.258928","source":{"id":"https://openalex.org/S4393917474","display_name":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation","issn_l":"1531-7102","issn":["1531-7102"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/258915.258928","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/258916.258928","source":{"id":"https://openalex.org/S4393917474","display_name":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation","issn_l":"1531-7102","issn":["1531-7102"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.43,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1493650454","https://openalex.org/W1514953764","https://openalex.org/W1999961006","https://openalex.org/W2014259743","https://openalex.org/W2024988162","https://openalex.org/W2030400507","https://openalex.org/W2061884904","https://openalex.org/W2094025586","https://openalex.org/W2116672403","https://openalex.org/W2135992106","https://openalex.org/W2169361939","https://openalex.org/W2536277994","https://openalex.org/W4248045917","https://openalex.org/W4251700126"],"related_works":["https://openalex.org/W4312357863","https://openalex.org/W4254746303","https://openalex.org/W4233277524","https://openalex.org/W3041671716","https://openalex.org/W2269159438","https://openalex.org/W2159458033","https://openalex.org/W2159389028","https://openalex.org/W2152324051","https://openalex.org/W2110078216","https://openalex.org/W2075496182"],"abstract_inverted_index":{"Existing":[0],"research":[1],"understates":[2],"the":[3,50,62,85,111,118,131,140],"benefits":[4,99],"that":[5],"can":[6,40,59,83],"be":[7,41,60],"obtained":[8],"from":[9,100],"inlining":[10,22,48,124,135],"and":[11,23,30,68,87,105,125,136],"cloning,":[12],"especially":[13],"when":[14],"guided":[15],"by":[16,43,92,151],"profile":[17,70],"information.":[18],"Our":[19],"implementation":[20],"of":[21,46,113,122,133,154],"cloning":[24,126,137],"yields":[25],"excellent":[26],"results":[27,39],"on":[28,57,127,147],"average":[29],"very":[31],"rarely":[32],"lowers":[33],"performance.":[34],"We":[35,116],"believe":[36],"our":[37,123,134],"good":[38],"explained":[42],"a":[44,79,106,148,152],"number":[45],"factors:":[47],"at":[49],"intermediate-code":[51],"level":[52],"removes":[53],"most":[54],"technical":[55],"restrictions":[56],"what":[58],"inlined;":[61],"ability":[63],"to":[64,74],"inline":[65,77],"across":[66],"files":[67],"incorporate":[69],"information":[71],"enables":[72],"us":[73],"choose":[75],"better":[76],"candidates;":[78],"high-quality":[80],"back":[81],"end":[82],"exploit":[84],"scheduling":[86],"register":[88],"allocation":[89],"opportunities":[90],"presented":[91],"larger":[93],"subroutines;":[94],"an":[95],"aggressive":[96],"processor":[97],"architecture":[98],"more":[101],"predictable":[102],"branch":[103],"behavior;":[104],"large":[107],"instruction":[108],"cache":[109],"mitigates":[110],"impact":[112,121],"code":[114],"expansion.":[115],"describe":[117],"often":[119],"dramatic":[120],"performance:":[128],"for":[129],"example,":[130],"implementations":[132],"algorithms":[138],"in":[139],"HP-UX":[141],"10.20":[142],"compilers":[143],"boost":[144],"SPECint95":[145],"performance":[146],"PA8000-based":[149],"workstation":[150],"factor":[153],"1.32.":[155]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2293873148","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2024-12-21T00:09:19.978688","created_date":"2016-06-24"}