{"id":"https://openalex.org/W2075380021","doi":"https://doi.org/10.1145/258305.258311","title":"General modeling and technology-mapping technique for LUT-based FPGAs","display_name":"General modeling and technology-mapping technique for LUT-based FPGAs","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2075380021","doi":"https://doi.org/10.1145/258305.258311","mag":"2075380021"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/258305.258311","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/258305.258311","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/258305.258311","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110217522","display_name":"Amit Chowdhary","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Chowdhary","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101995490","display_name":"John P. Hayes","orcid":"https://orcid.org/0000-0002-4747-492X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John P. Hayes","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.267,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":6,"citation_normalized_percentile":{"value":0.392958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":73,"max":75},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7671901},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.75156486},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.55301404},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.46430376}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7671901},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.75156486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6966744},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.55301404},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5431248},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.50320405},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4898686},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48026514},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.46430376},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46112484},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43857527},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43429682},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39189267},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21889365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14134654},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/258305.258311","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/258305.258311","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1145/258305.258311","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/258305.258311","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W2038549215","https://openalex.org/W2100751470","https://openalex.org/W2105715355","https://openalex.org/W2120762644","https://openalex.org/W2131713326","https://openalex.org/W2170724932","https://openalex.org/W4249510360"],"related_works":["https://openalex.org/W4239932082","https://openalex.org/W2477477398","https://openalex.org/W2366554144","https://openalex.org/W2155289750","https://openalex.org/W2149339590","https://openalex.org/W2140645577","https://openalex.org/W2113469110","https://openalex.org/W2083030004","https://openalex.org/W2024574431","https://openalex.org/W2003435315"],"abstract_inverted_index":{"We":[0,51,85,140],"present":[1,96],"a":[2,32,42,61,69,91,106,113],"general":[3],"approach":[4,126],"to":[5,13,76,137],"the":[6,53,79,82,87,97,124,152],"FPGA":[7,66],"technology":[8,138],"mapping":[9,67,100],"problem":[10,75],"that":[11,142],"applies":[12],"any":[14],"logic":[15,33,58],"block":[16,34],"composed":[17],"of":[18,31,44,99,108,112],"lookup":[19],"tables":[20],"(LUTs)":[21],"and":[22,81,95],"can":[23,117,130,148],"yield":[24],"optimal":[25,143],"solutions.":[26],"The":[27],"connections":[28],"between":[29],"LUTs":[30],"are":[35],"modeled":[36],"by":[37,133,160],"virtual":[38],"switches,":[39],"which":[40],"define":[41],"set":[43],"multiple-LUT":[45],"blocks":[46],"(MLBs)":[47],"called":[48],"an":[49],"MLB-basis.":[50],"identify":[52],"MLB-bases":[54],"for":[55,151],"various":[56],"commercial":[57,109],"blocks.":[59],"Given":[60],"n":[62],"MLB-basis,":[63],"we":[64],"formulate":[65],"as":[68],"mixed":[70],"integer":[71],"linear":[72],"programming":[73],"(MILP)":[74],"achieve":[77],"both":[78],"generality":[80],"optimality":[83],"objectives.":[84],"solve":[86],"MILP":[88,93,125],"models":[89],"using":[90,123,157],"general-purpose":[92],"solver,":[94],"results":[98],"some":[101],"ISCAS.85":[102,154],"benchmark":[103,155],"circuits":[104,129,156],"with":[105],"variety":[107],"FPGAs.":[110],"Circuits":[111],"few":[114],"hundred":[115],"gates":[116],"be":[118,131,149],"mapped":[119],"in":[120],"reasonable":[121],"time":[122],"directly.":[127],"Larger":[128],"handled":[132],"partitioning":[134],"them":[135],"prior":[136],"mapping.":[139],"show":[141],"or":[144],"provably":[145],"near-optimal":[146],"solutions":[147],"obtained":[150],"large":[153],"partitions":[158],"defined":[159],"their":[161],"high-level":[162],"functions.":[163]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2075380021","counts_by_year":[],"updated_date":"2024-12-17T03:44:03.438888","created_date":"2016-06-24"}