乐胖代购免代理版

{"id":"https://openalex.org/W2042517989","doi":"https://doi.org/10.1145/2393216.2393251","title":"Finite state machine optimization in FPGAs","display_name":"Finite state machine optimization in FPGAs","publication_year":2012,"publication_date":"2012-10-26","ids":{"openalex":"https://openalex.org/W2042517989","doi":"https://doi.org/10.1145/2393216.2393251","mag":"2042517989"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079901059","display_name":"R. Uma","orcid":"https://orcid.org/0000-0002-0053-0162"},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Uma","raw_affiliation_strings":["( Pondicherry University Pondicherry India )"],"affiliations":[{"raw_affiliation_string":"( Pondicherry University Pondicherry India )","institution_ids":["https://openalex.org/I175691731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031810874","display_name":"P. Dhavachelvan","orcid":null},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Dhavachelvan","raw_affiliation_strings":["( Pondicherry University Pondicherry India )"],"affiliations":[{"raw_affiliation_string":"( Pondicherry University Pondicherry India )","institution_ids":["https://openalex.org/I175691731"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.459263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":78},"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"211"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7238449},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6106832},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.556541},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5512333},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.45737812}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.79875815},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7238449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.71532357},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6106832},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.59578955},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.556541},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5512333},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.54023343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49872422},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.45737812},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45465943},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45311368},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44848007},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42793664},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4149199},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34732392},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27651042},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1733669},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.49}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1498896143","https://openalex.org/W1972412824","https://openalex.org/W2016253598","https://openalex.org/W2027719830","https://openalex.org/W2061716691","https://openalex.org/W2107706338","https://openalex.org/W2130519091","https://openalex.org/W2144337479","https://openalex.org/W2159022270","https://openalex.org/W2159081544","https://openalex.org/W2166029537","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4318256778","https://openalex.org/W4241206086","https://openalex.org/W2895905110","https://openalex.org/W2543290882","https://openalex.org/W2127058216","https://openalex.org/W2109697164","https://openalex.org/W2097236935","https://openalex.org/W2077870657","https://openalex.org/W1843355381","https://openalex.org/W1492116303"],"abstract_inverted_index":{"Synthesis":[0],"optimization":[1,94],"plays":[2],"a":[3,42,141],"vital":[4],"role":[5],"in":[6,9,15,45,96,123,150],"modern":[7],"FPGAs":[8,52],"order":[10],"to":[11,66,83,111,158],"achieve":[12],"high":[13,43],"performance,":[14],"terms":[16],"of":[17,51,80,105,134,147,178,182],"resource":[18],"utilization":[19],"and":[20,32,56,71,92,115,144,169],"reducing":[21],"time":[22],"consuming":[23],"test":[24],"process.":[25,160],"Cell-based":[26],"design":[27,91,109,133],"techniques,":[28],"such":[29],"as":[30],"standard-cells":[31],"FPGAs,":[33],"together":[34],"with":[35,136],"versatile":[36],"hardware":[37],"synthesis":[38,54,58,75,93,125],"are":[39,164,184],"rudiments":[40],"for":[41,60,98],"productivity":[44],"ASIC":[46],"design.":[47],"As":[48],"the":[49,69,78,85,90,113,119,124,129,132,145],"capacity":[50],"increases,":[53],"tools":[55],"efficient":[57],"methods":[59],"targeted":[61],"device":[62],"become":[63],"more":[64,137],"significant":[65],"efficiently":[67],"exploit":[68],"resources":[70],"logic":[72,108,179,183],"capacity.":[73],"The":[74,102,161],"tool":[76],"provides":[77],"selection":[79],"different":[81],"constraint":[82],"optimize":[84,112],"circuit.":[86],"This":[87],"paper":[88],"presents":[89],"constraints":[95],"FPGA":[97,152],"Finite":[99],"state":[100],"machine.":[101],"primary":[103],"goal":[104],"this":[106],"sequential":[107],"is":[110,153],"speed":[114],"area":[116],"by":[117],"choosing":[118],"proper":[120],"options":[121],"available":[122],"tool.":[126,196],"More":[127],"over":[128],"work":[130],"focuses":[131],"FSM":[135],"processes":[138],"operates":[139],"at":[140,186],"faster":[142],"rate":[143],"number":[146],"slices":[148],"utilized":[149],"an":[151],"also":[154],"reduced":[155],"when":[156],"compare":[157],"single":[159],"module":[162],"functionality":[163],"described":[165],"using":[166,191],"Verilog":[167],"HDL":[168],"performance":[170],"issues":[171],"like":[172],"slice":[173],"utilized,":[174],"simulation":[175],"time,":[176],"percentage":[177],"utilization,":[180],"level":[181],"analyzed":[185],"90":[187],"nm":[188],"process":[189],"technology":[190],"SPARTAN6":[192],"XC6SLX150":[193],"XILINX":[194],"ISE12.1":[195]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2042517989","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2024-12-11T09:18:47.395637","created_date":"2016-06-24"}