{"id":"https://openalex.org/W2138027674","doi":"https://doi.org/10.1145/1735997.1736001","title":"Capability wrangling made easy","display_name":"Capability wrangling made easy","publication_year":2010,"publication_date":"2010-03-17","ids":{"openalex":"https://openalex.org/W2138027674","doi":"https://doi.org/10.1145/1735997.1736001","mag":"2138027674"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735997.1736001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078564382","display_name":"Aaron Pohle","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"funder","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Aaron Pohle","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051973445","display_name":"Bj\u00f6rn D\u00f6bel","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"funder","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn D\u00f6bel","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034885382","display_name":"Michael Roitzsch","orcid":"https://orcid.org/0000-0002-2416-6537"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"funder","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Roitzsch","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035121729","display_name":"Hermann H\u00e4rtig","orcid":"https://orcid.org/0000-0002-8357-2594"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"funder","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hermann H\u00e4rtig","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.516,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.53915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":79,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"12"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/posix","display_name":"POSIX","score":0.8740839},{"id":"https://openalex.org/keywords/posix-threads","display_name":"POSIX Threads","score":0.60926306},{"id":"https://openalex.org/keywords/microkernel","display_name":"Microkernel","score":0.4667212},{"id":"https://openalex.org/keywords/semaphore","display_name":"Semaphore","score":0.45369035}],"concepts":[{"id":"https://openalex.org/C532756234","wikidata":"https://www.wikidata.org/wiki/Q14658","display_name":"POSIX","level":2,"score":0.8740839},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.84964925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8320937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6574755},{"id":"https://openalex.org/C41138395","wikidata":"https://www.wikidata.org/wiki/Q928112","display_name":"POSIX Threads","level":3,"score":0.60926306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4958621},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.47269773},{"id":"https://openalex.org/C2777127024","wikidata":"https://www.wikidata.org/wiki/Q726378","display_name":"Microkernel","level":2,"score":0.4667212},{"id":"https://openalex.org/C95203288","wikidata":"https://www.wikidata.org/wiki/Q221682","display_name":"Semaphore","level":2,"score":0.45369035},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4445589},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.2911513},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735997.1736001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":33,"referenced_works":["https://openalex.org/W1500546894","https://openalex.org/W1512702425","https://openalex.org/W1592895353","https://openalex.org/W1746694335","https://openalex.org/W1782947347","https://openalex.org/W2002915275","https://openalex.org/W2043811931","https://openalex.org/W2057732821","https://openalex.org/W2089363288","https://openalex.org/W2102970979","https://openalex.org/W2104622601","https://openalex.org/W2112412434","https://openalex.org/W2113751407","https://openalex.org/W2125675019","https://openalex.org/W2127574686","https://openalex.org/W2134633067","https://openalex.org/W2135531618","https://openalex.org/W2136310957","https://openalex.org/W2146455667","https://openalex.org/W2146878883","https://openalex.org/W2154532072","https://openalex.org/W2155404471","https://openalex.org/W2156085979","https://openalex.org/W2156633971","https://openalex.org/W2156858199","https://openalex.org/W2185755669","https://openalex.org/W4238487670","https://openalex.org/W4239813889","https://openalex.org/W4254905260","https://openalex.org/W45364333","https://openalex.org/W58328449","https://openalex.org/W632144552","https://openalex.org/W82260615"],"related_works":["https://openalex.org/W4254532423","https://openalex.org/W4230580429","https://openalex.org/W3021564536","https://openalex.org/W2914044836","https://openalex.org/W2343626275","https://openalex.org/W2148560027","https://openalex.org/W2144105924","https://openalex.org/W2139525870","https://openalex.org/W2138027674","https://openalex.org/W1901085887"],"abstract_inverted_index":{"Not":[0],"all":[1],"operating":[2],"systems":[3,16,23,115],"are":[4,111],"created":[5],"equal.":[6],"Contrasting":[7],"traditional":[8],"monolithic":[9],"kernels,":[10],"there":[11],"is":[12,53],"a":[13,54,72,94],"class":[14],"of":[15],"called":[17],"microkernels":[18],"more":[19],"prevalent":[20],"in":[21],"embedded":[22],"like":[24],"cellphones,":[25],"chip":[26],"cards":[27],"or":[28],"real-time":[29],"controllers.":[30],"These":[31],"kernels":[32],"offer":[33],"an":[34],"abstraction":[35],"very":[36],"different":[37],"from":[38],"the":[39,79,102],"classical":[40],"POSIX":[41],"interface.":[42],"The":[43],"resulting":[44],"unfamiliarity":[45],"for":[46],"programmers":[47],"complicates":[48],"development":[49],"and":[50,75,97,116],"debugging.":[51],"Valgrind":[52,92],"well-known":[55],"debugging":[56,127],"tool":[57],"that":[58,110],"virtualizes":[59],"execution":[60],"to":[61,69,81,90,93,101,113,124],"perform":[62],"dynamic":[63],"binary":[64],"analysis.":[65],"However,":[66],"it":[67],"assumes":[68],"run":[70],"on":[71],"POSIX-like":[73],"kernel":[74],"closely":[76],"interacts":[77],"with":[78],"system":[80],"control":[82],"execution.":[83],"In":[84],"this":[85],"paper":[86],"we":[87,106],"analyze":[88,107],"how":[89,118],"adapt":[91],"non-POSIX":[95],"environment":[96],"describe":[98],"our":[99],"port":[100],"Fiasco.OC":[103],"microkernel.":[104],"Additionally,":[105],"bug":[108],"classes":[109],"indigenous":[112],"capability":[114],"show":[117],"Valgrind's":[119],"flexibility":[120],"can":[121],"be":[122],"leveraged":[123],"create":[125],"custom":[126],"tools":[128],"detecting":[129],"these":[130],"errors.":[131]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2138027674","counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-03-23T06:32:55.358206","created_date":"2016-06-24"}