乐胖代购免代理版

{"id":"https://openalex.org/W2129259607","doi":"https://doi.org/10.1145/1577782.1577798","title":"User evaluation and overview of a visual language for real time image processing on FPGAs","display_name":"User evaluation and overview of a visual language for real time image processing on FPGAs","publication_year":2009,"publication_date":"2009-07-06","ids":{"openalex":"https://openalex.org/W2129259607","doi":"https://doi.org/10.1145/1577782.1577798","mag":"2129259607"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1577782.1577798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109227542","display_name":"Christopher T. Johnston","orcid":null},"institutions":[{"id":"https://openalex.org/I51158804","display_name":"Massey University","ror":"https://ror.org/052czxv31","country_code":"NZ","type":"funder","lineage":["https://openalex.org/I51158804"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"C. T. Johnston","raw_affiliation_strings":["Massey University, Palmerston North, New Zealand"],"affiliations":[{"raw_affiliation_string":"Massey University, Palmerston North, New Zealand","institution_ids":["https://openalex.org/I51158804"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036436376","display_name":"P\u00e1draig Lyons","orcid":"https://orcid.org/0000-0001-6508-539X"},"institutions":[{"id":"https://openalex.org/I51158804","display_name":"Massey University","ror":"https://ror.org/052czxv31","country_code":"NZ","type":"funder","lineage":["https://openalex.org/I51158804"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"P. Lyons","raw_affiliation_strings":["Massey University, Palmerston North, New Zealand"],"affiliations":[{"raw_affiliation_string":"Massey University, Palmerston North, New Zealand","institution_ids":["https://openalex.org/I51158804"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115213","display_name":"Donald G. Bailey","orcid":"https://orcid.org/0000-0002-1025-3680"},"institutions":[{"id":"https://openalex.org/I51158804","display_name":"Massey University","ror":"https://ror.org/052czxv31","country_code":"NZ","type":"funder","lineage":["https://openalex.org/I51158804"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"D. G. Bailey","raw_affiliation_strings":["Massey University, Palmerston North, New Zealand"],"affiliations":[{"raw_affiliation_string":"Massey University, Palmerston North, New Zealand","institution_ids":["https://openalex.org/I51158804"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.339,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.332835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":77},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9936,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.850379},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7888651},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.60765314},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.55741835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.51101077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48997012},{"id":"https://openalex.org/C107457646","wikidata":"https://www.wikidata.org/wiki/Q207434","display_name":"Human\u2013computer interaction","level":1,"score":0.43785074},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4158662},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3896722},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32498246},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2700467},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09855905},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1577782.1577798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.57}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1882195068","https://openalex.org/W1901327581","https://openalex.org/W2034805100","https://openalex.org/W2037239569","https://openalex.org/W2043557231","https://openalex.org/W2064189581","https://openalex.org/W2120370426","https://openalex.org/W2126286132","https://openalex.org/W2133907196","https://openalex.org/W2142458691","https://openalex.org/W2157766937","https://openalex.org/W384866440","https://openalex.org/W62442426"],"related_works":["https://openalex.org/W4200391368","https://openalex.org/W2386041993","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2160474882","https://openalex.org/W2111241003","https://openalex.org/W2082487009","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W1608572506"],"abstract_inverted_index":{"FPGAs":[0],"are":[1,20],"often":[2],"used":[3],"for":[4,15],"image":[5],"processing,":[6],"but":[7],"existing":[8],"FPGA":[9],"design":[10],"tools":[11],"lack":[12],"syntactic":[13],"constructs":[14],"some":[16],"specialized":[17],"activities":[18],"that":[19],"important":[21],"in":[22],"this":[23],"field,":[24],"such":[25],"as":[26],"timing,":[27],"resource":[28],"handling":[29],"and":[30,43],"scheduling.":[31],"This":[32],"forces":[33],"the":[34],"developer":[35],"to":[36,47],"work":[37],"at":[38],"too":[39],"low":[40],"a":[41,49],"level":[42],"makes":[44],"it":[45],"difficult":[46],"produce":[48],"genuinely":[50],"hierarchically":[51],"decomposed":[52],"design.":[53]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2129259607","counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-03-19T22:57:58.651509","created_date":"2016-06-24"}