乐胖代购免代理版

{"id":"https://openalex.org/W2155054753","doi":"https://doi.org/10.1145/1391469.1391500","title":"An 8x8 run-time reconfigurable FPGA embedded in a SoC","display_name":"An 8x8 run-time reconfigurable FPGA embedded in a SoC","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W2155054753","doi":"https://doi.org/10.1145/1391469.1391500","mag":"2155054753"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["GET-ENST, Paris, France"],"affiliations":[{"raw_affiliation_string":"GET-ENST, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008439372","display_name":"Sylvain Guilley","orcid":"https://orcid.org/0000-0002-5044-3534"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Guilley","raw_affiliation_strings":["GET-ENST, Paris, France"],"affiliations":[{"raw_affiliation_string":"GET-ENST, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045978200","display_name":"Florent Flament","orcid":null},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent Flament","raw_affiliation_strings":["GET-ENST, Paris, France"],"affiliations":[{"raw_affiliation_string":"GET-ENST, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110930231","display_name":"Philippe Hoogvorst","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Hoogvorst","raw_affiliation_strings":["GET-ENST, Paris, France","Laboratoire Traitement et Communication de l'Information"],"affiliations":[{"raw_affiliation_string":"Laboratoire Traitement et Communication de l'Information","institution_ids":["https://openalex.org/I4210165912"]},{"raw_affiliation_string":"GET-ENST, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054213189","display_name":"Jean\u2010Luc Danger","orcid":"https://orcid.org/0000-0001-5063-7964"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jean-Luc Danger","raw_affiliation_strings":["Institut Polytechnique de Paris","Secure and Safe Hardware"],"affiliations":[{"raw_affiliation_string":"Institut Polytechnique de Paris","institution_ids":[]},{"raw_affiliation_string":"Secure and Safe Hardware","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.707512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":78,"max":79},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"125"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.63558125},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6343084},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43667763}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8962023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.73365057},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6376407},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.63558125},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6343084},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5498847},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4475881},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44186234},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43667763},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42966914},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4289378},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15667447},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.116426796},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.058596253},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04510633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W2111427553","https://openalex.org/W2121222579","https://openalex.org/W2139637699","https://openalex.org/W2165739463"],"related_works":["https://openalex.org/W4385309418","https://openalex.org/W3207169898","https://openalex.org/W3204573923","https://openalex.org/W3198354237","https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W2331259470","https://openalex.org/W2097806352","https://openalex.org/W2059530328","https://openalex.org/W2019954703"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,49],"RTR":[4,40],"FPGA":[5,36],"embedded":[6],"in":[7,13,34,60],"System":[9],"on":[10,52,70],"Chip":[11],"fabricated":[12],"130nm":[14],"CMOS":[15],"process.":[16],"Various":[17],"aspects":[18],"of":[19,43],"the":[20,31,35,65,71,78],"design":[21,37],"flow,":[22],"from":[23],"automation":[24],"to":[25,38,56],"floor-planning":[26],"are":[27],"discussed.":[28],"We":[29,63],"explain":[30],"measures":[32],"taken":[33],"guarantee":[39],"functionality":[41,67],"free":[42],"electrical":[44],"conflicts,":[45],"and":[46,73,80],"we":[47,76],"present":[48],"flow":[50],"based":[51],"Altera":[53],"synthesis":[54],"tools":[55],"implement":[57],"IPs(Hardware":[58],"Blocks)":[59],"this":[61],"FPGA.":[62],"demonstrate":[64],"full":[66],"with":[68],"experiments":[69],"FPGA,":[72],"as":[74],"conclusion":[75],"highlight":[77],"limitations":[79],"future":[81],"research":[82],"directions.":[83]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2155054753","counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-01-21T07:37:26.825292","created_date":"2016-06-24"}