乐胖代购免代理版

{"id":"https://openalex.org/W1968784126","doi":"https://doi.org/10.1145/1363686.1364039","title":"Hierarchical memory system design for a heterogeneous multi-core processor","display_name":"Hierarchical memory system design for a heterogeneous multi-core processor","publication_year":2008,"publication_date":"2008-03-16","ids":{"openalex":"https://openalex.org/W1968784126","doi":"https://doi.org/10.1145/1363686.1364039","mag":"1968784126"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1363686.1364039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100666668","display_name":"Jianjun Guo","orcid":"https://orcid.org/0000-0001-7901-4373"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianjun Guo","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076063342","display_name":"Mingche Lai","orcid":"https://orcid.org/0009-0001-5830-3974"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingche Lai","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007561479","display_name":"Zhengyuan Pang","orcid":"https://orcid.org/0000-0003-0321-4891"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengyuan Pang","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044840341","display_name":"Libo Huang","orcid":"https://orcid.org/0000-0001-7878-3998"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Libo Huang","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100777572","display_name":"Fangyuan Chen","orcid":"https://orcid.org/0000-0003-4036-651X"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fangyuan Chen","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059606248","display_name":"Kui Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kui Dai","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047295889","display_name":"Zhiying Wang","orcid":"https://orcid.org/0000-0003-3339-3085"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiying Wang","raw_affiliation_strings":["National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.34544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":70,"max":74},"biblio":{"volume":null,"issue":null,"first_page":"1504","last_page":"1508"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Distributed Storage Systems and Network Coding","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multicore-architectures","display_name":"Multicore Architectures","score":0.638105},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.60792416},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5229384},{"id":"https://openalex.org/keywords/memory-systems","display_name":"Memory Systems","score":0.510826},{"id":"https://openalex.org/keywords/heterogeneous-computing","display_name":"Heterogeneous Computing","score":0.510685},{"id":"https://openalex.org/keywords/system-level-design","display_name":"System-Level Design","score":0.504317},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.50389117},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4274483}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.80214345},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7480691},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6448847},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6239304},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.60792416},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5229384},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.50389117},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45255813},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43729472},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4274483},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.42432323},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41604435},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4137938},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25163853},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20591149},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1363686.1364039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1535846318","https://openalex.org/W1569076846","https://openalex.org/W184587476","https://openalex.org/W2010620141","https://openalex.org/W2029171059","https://openalex.org/W2038061869","https://openalex.org/W2112085716","https://openalex.org/W2117285153","https://openalex.org/W2121992957","https://openalex.org/W2142315506","https://openalex.org/W2142464516","https://openalex.org/W2147943147","https://openalex.org/W2159535674","https://openalex.org/W2162830667","https://openalex.org/W2163764012"],"related_works":["https://openalex.org/W4281569059","https://openalex.org/W2546116848","https://openalex.org/W2173219398","https://openalex.org/W2143690511","https://openalex.org/W2135236335","https://openalex.org/W2098405901","https://openalex.org/W2067877207","https://openalex.org/W2036525499","https://openalex.org/W1975698617","https://openalex.org/W1591576069"],"abstract_inverted_index":{"Multi-core":[0],"architecture":[1,23,31,35],"has":[2,36],"become":[3],"hot":[4],"issue":[5],"recently":[6],"both":[7],"for":[8],"performance":[9],"and":[10,46,50],"power":[11],"consideration.":[12],"Memory":[13],"system":[14,43,54],"is":[15,32,48,55,61],"the":[16,64],"bottleneck":[17],"under":[18],"this":[19],"circumstance.":[20],"A":[21,57],"multi-core":[22,65],"using":[24],"simple":[25],"cores":[26],"based":[27],"on":[28],"transport":[29],"triggered":[30],"proposed.":[33],"This":[34],"a":[37,51],"uniform":[38],"programming":[39],"view.":[40],"The":[41],"memory":[42,53,59],"design":[44],"exploration":[45],"optimization":[47],"done":[49],"hierarchical":[52],"designed.":[56],"balanced":[58],"bandwidth":[60],"provided":[62],"to":[63],"architecture.":[66]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1968784126","counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-11-26T16:33:19.974946","created_date":"2016-06-24"}