乐胖代购免代理版

{"id":"https://openalex.org/W2136708837","doi":"https://doi.org/10.1145/1150343.1150377","title":"Energy aware multiple clock domain scheduling for a bit-serial, self-timed architecture","display_name":"Energy aware multiple clock domain scheduling for a bit-serial, self-timed architecture","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2136708837","doi":"https://doi.org/10.1145/1150343.1150377","mag":"2136708837"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036729583","display_name":"Heiner Giefers","orcid":"https://orcid.org/0000-0002-5811-6386"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heiner Giefers","raw_affiliation_strings":["University Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"University Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110191210","display_name":"Achim Rettberg","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Achim Rettberg","raw_affiliation_strings":["University Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"University Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.192685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":61,"max":68},"biblio":{"volume":null,"issue":null,"first_page":"113","last_page":"118"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.53141266},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.49231422},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.48971537},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.48335713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7085469},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.53141266},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5232079},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.49231422},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.48971537},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48335713},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47507948},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4731582},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43472493},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40794066},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3903281},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33382848},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24462637},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14754581},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13373816},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1501302032","https://openalex.org/W1566988221","https://openalex.org/W1780792251","https://openalex.org/W1842653370","https://openalex.org/W1908702383","https://openalex.org/W2011579672","https://openalex.org/W2051230585","https://openalex.org/W2068447851","https://openalex.org/W2096057768","https://openalex.org/W2129763083","https://openalex.org/W2132641206","https://openalex.org/W2133079932","https://openalex.org/W2163378939","https://openalex.org/W2478839193"],"related_works":["https://openalex.org/W782195220","https://openalex.org/W2587244181","https://openalex.org/W2443567922","https://openalex.org/W2158554422","https://openalex.org/W2141691012","https://openalex.org/W2078224011","https://openalex.org/W2070385207","https://openalex.org/W2070191702","https://openalex.org/W1976634368","https://openalex.org/W1894651528"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,75,95],"present":[4],"an":[5,93],"approach":[6],"for":[7,84],"low--power":[8],"driven":[9],"synthesis":[10],"based":[11],"on":[12],"local":[13,61,81],"frequency/voltage":[14,31,82],"scaling.":[15],"During":[16],"the":[17,21,25,46,67,72,97],"scheduling":[18],"phase":[19],"of":[20,51],"High--Level":[22],"Synthesis":[23],"(HLS)":[24],"design":[26],"is":[27],"partitioned":[28],"into":[29],"different":[30],"islands.":[32,47],"Operators":[33],"within":[34],"these":[35],"islands,":[36],"are":[37,63,76],"encapsulated":[38],"by":[39,65,88],"wrappers":[40,74],"to":[41,78],"ensure":[42],"correct":[43],"dataflow":[44],"between":[45],"A":[48],"wrapper":[49],"consists":[50],"a":[52],"clock":[53,69],"generator":[54],"and":[55,57],"input-":[56],"output":[58],"ports.":[59],"The":[60],"clocks":[62],"calculated":[64],"dividing":[66],"global":[68],"signal.":[70],"With":[71],"developed":[73],"able":[77],"automatically":[79],"integrate":[80],"scaling":[83],"our":[85,89],"target":[86],"architecture":[87],"HLS":[90],"tool.":[91],"As":[92],"example":[94],"implement":[96],"inverse":[98],"discrete":[99],"cosine":[100],"transformation":[101],"(IDCT).":[102]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2136708837","counts_by_year":[],"updated_date":"2025-01-17T02:34:16.616381","created_date":"2016-06-24"}