乐胖代购免代理版

{"id":"https://openalex.org/W2014324732","doi":"https://doi.org/10.1145/1123008.1123037","title":"Statistical clock tree routing for robustness to process variations","display_name":"Statistical clock tree routing for robustness to process variations","publication_year":2006,"publication_date":"2006-04-09","ids":{"openalex":"https://openalex.org/W2014324732","doi":"https://doi.org/10.1145/1123008.1123037","mag":"2014324732"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037125824","display_name":"U. Padmanabhan","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uday Padmanabhan","raw_affiliation_strings":["University of Arizona at Tucson, AZ"],"affiliations":[{"raw_affiliation_string":"University of Arizona at Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049620282","display_name":"Janet M. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janet M. Wang","raw_affiliation_strings":["University of Arizona at Tucson, AZ"],"affiliations":[{"raw_affiliation_string":"University of Arizona at Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University, College Station. TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.564,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.54908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"156"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.70267355},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness","score":0.68073744},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.517448},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4416756}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8580634},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7719518},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.70267355},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.68073744},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6432706},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5249101},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.517448},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47695887},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4416756},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4245674},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4060542},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37447923},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3697099},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20534962},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18431228},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17427465},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1123008.1123037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W1667165204","https://openalex.org/W1792392580","https://openalex.org/W2001979258","https://openalex.org/W2023981464","https://openalex.org/W2056496431","https://openalex.org/W2077243731","https://openalex.org/W2101772490","https://openalex.org/W2112662324","https://openalex.org/W2121274710","https://openalex.org/W2126564504","https://openalex.org/W2136768070","https://openalex.org/W2138706204","https://openalex.org/W2142013193","https://openalex.org/W2145886598","https://openalex.org/W2148609278","https://openalex.org/W2159866772","https://openalex.org/W2165740397","https://openalex.org/W2170428543","https://openalex.org/W4245941001","https://openalex.org/W4248546709"],"related_works":["https://openalex.org/W4327499872","https://openalex.org/W4232019485","https://openalex.org/W2164834710","https://openalex.org/W2163318442","https://openalex.org/W2128528443","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2066822161","https://openalex.org/W2028052815","https://openalex.org/W1866979339"],"abstract_inverted_index":{"Advances":[0],"in":[1,52,107,122,136],"VLSI":[2],"technology":[3],"make":[4],"clock":[5,18,35,44,61],"skew":[6,15,19,25,70,98,141],"more":[7],"susceptible":[8],"to":[9,49,72],"process":[10],"variations.":[11,74],"Notwithstanding":[12],"efficient":[13],"zero":[14],"routing":[16,62],"algorithms,":[17],"still":[20],"limits":[21],"post-manufacturing":[22],"performance.":[23],"Process-induced":[24],"presents":[26],"an":[27],"ever-growing":[28],"limitation":[29],"for":[30,41,103],"high":[31],"speed,":[32],"large":[33],"area":[34],"networks.":[36],"To":[37],"achieve":[38],"multi-GHz":[39],"operation":[40],"high-end":[42],"designs,":[43],"networks":[45],"must":[46],"be":[47],"constructed":[48],"tolerate":[50],"variations":[51],"various":[53],"interconnect":[54,73],"parameters.":[55],"We":[56],"propose":[57],"statistical":[58],"centering":[59],"based":[60,90],"algorithm":[63,76,119],"built":[64],"upon":[65],"DME":[66],"that":[67],"greatly":[68],"improves":[69],"tolerance":[71],"The":[75],"achieves":[77],"the":[78,83,92,97,108,130,133,138],"improvement":[79],"by:":[80],"i)":[81],"choosing":[82],"best":[84],"center":[85],"measure":[86],"which":[87],"is":[88,120],"dynamically":[89],"on":[91,126],"first":[93],"three":[94],"moments":[95],"of":[96,132,140],"distribution,":[99],"and":[100],"ii)":[101],"designing":[102],"all":[104],"sink":[105],"pairs":[106],"subtrees":[109],"simultaneously.":[110],"In":[111],"addition,":[112],"a":[113],"variation":[114],"aware":[115],"abstract":[116],"topology":[117],"generation":[118],"proposed":[121,134],"this":[123],"paper.":[124],"Experiments":[125],"benchmark":[127],"circuits":[128],"demonstrate":[129],"efficiency":[131],"method":[135],"reducing":[137],"number":[139],"violations":[142],"by":[143],"12%-37%.":[144]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2014324732","counts_by_year":[],"updated_date":"2025-01-16T12:34:17.633720","created_date":"2016-06-24"}