{"id":"https://openalex.org/W1967854183","doi":"https://doi.org/10.1145/1120725.1121009","title":"Performance driven reliable link design for networks on chips","display_name":"Performance driven reliable link design for networks on chips","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1967854183","doi":"https://doi.org/10.1145/1120725.1121009","mag":"1967854183"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/record/53047/files/Slides_Tamhankar_Performance_01.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084036379","display_name":"Rutuparna Tamhankar","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"funder","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rutuparna Ramesh Tamhankar","raw_affiliation_strings":["Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077839627","display_name":"Srinivasan Murali","orcid":"https://orcid.org/0000-0002-4019-8272"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"funder","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivasan Murali","raw_affiliation_strings":["[Stanford Univ., Stanford]"],"affiliations":[{"raw_affiliation_string":"[Stanford Univ., Stanford]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"funder","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["[Stanford Univ., Stanford]"],"affiliations":[{"raw_affiliation_string":"[Stanford Univ., Stanford]","institution_ids":["https://openalex.org/I97018004"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.488,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":34,"citation_normalized_percentile":{"value":0.8636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":91},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41825876}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.77175343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64455223},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5884993},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5012462},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.45825613},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.42987785},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41825876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3741976},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34993485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21522298},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13844949},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09156376},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1121009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/record/53047/files/Slides_Tamhankar_Performance_01.pdf","pdf_url":"https://infoscience.epfl.ch/record/53047/files/Slides_Tamhankar_Performance_01.pdf","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/record/53047/files/Tamhankar_Performance_01.pdf","pdf_url":"https://infoscience.epfl.ch/record/53047/files/Tamhankar_Performance_01.pdf","source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/record/53047/files/Slides_Tamhankar_Performance_01.pdf","pdf_url":"https://infoscience.epfl.ch/record/53047/files/Slides_Tamhankar_Performance_01.pdf","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.54,"display_name":"Peace, justice, and strong institutions"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":18,"referenced_works":["https://openalex.org/W1528455493","https://openalex.org/W1899064893","https://openalex.org/W1985238821","https://openalex.org/W1992809240","https://openalex.org/W2061609000","https://openalex.org/W2104677471","https://openalex.org/W2106591146","https://openalex.org/W2122759143","https://openalex.org/W2123184444","https://openalex.org/W2142868932","https://openalex.org/W2143746319","https://openalex.org/W2145163878","https://openalex.org/W2149534087","https://openalex.org/W2150007533","https://openalex.org/W2155193530","https://openalex.org/W2160566592","https://openalex.org/W2160642395","https://openalex.org/W2171825402"],"related_works":["https://openalex.org/W4382618745","https://openalex.org/W3010619501","https://openalex.org/W2885125400","https://openalex.org/W2595172197","https://openalex.org/W2390899382","https://openalex.org/W2161995522","https://openalex.org/W2127970246","https://openalex.org/W2084856301","https://openalex.org/W1657880117","https://openalex.org/W1001352512"],"abstract_inverted_index":{"With":[0],"decreasing":[1],"feature":[2,25],"size":[3,26],"of":[4,23,53,137,143],"transistors,":[5],"the":[6,29,107,135,169],"interconnect":[7],"wire":[8,54],"delay":[9,55,109],"is":[10,27,119],"becoming":[11,32],"a":[12,61,148],"major":[13],"bottleneck":[14],"in":[15,95],"current":[16],"Systems":[17],"on":[18,67,81],"Chips":[19],"(SoCs).":[20],"Another":[21],"effect":[22],"shrinking":[24],"that":[28],"wires":[30],"are":[31,36,79],"unreliable":[33],"as":[34,44],"they":[35],"increasingly":[37],"susceptible":[38],"to":[39,60,104,166,174],"various":[40],"noise":[41],"sources":[42],"such":[43],"cross-talk,":[45],"coupling":[46],"noise,":[47],"soft":[48],"errors":[49,146],"etc.":[50],"Increasing":[51],"importance":[52],"and":[56,85,110],"reliability":[57],"has":[58],"lead":[59],"communication":[62,76,130],"centric":[63],"design":[64,77,83,117,154,176],"approach,":[65],"Networks":[66],"Chip":[68],"(NoC),":[69],"for":[70,91,99,132,168],"building":[71],"complex":[72],"SoCs.":[73],"Current":[74],"NoC":[75],"methodologies":[78],"based":[80,171],"conservative":[82],"approaches":[84],"consider":[86],"worst":[87],"case":[88],"operating":[89],"conditions":[90],"link":[92,108],"design,":[93,150],"resulting":[94],"large":[96,162],"latency":[97,163],"penalty":[98],"data":[100],"transmission.":[101],"In":[102,121,139],"order":[103],"sub-stantially":[105],"decrease":[106],"thereby":[111],"increase":[112],"system":[113,172],"performance":[114],"an":[115],"aggressive":[116,153],"approach":[118],"needed.":[120],"this":[122],"work":[123],"we":[124,151],"present":[125],"Terror,":[126],"timing":[127,145,157],"error":[128],"tolerant":[129],"system,":[131],"aggressively":[133],"designing":[134],"links":[136],"NoCs.":[138],"our":[140],"methodology,":[141],"instead":[142],"avoiding":[144],"by":[147,155],"worst-case":[149],"do":[152],"tolerating":[156],"errors.":[158],"Simulation":[159],"results":[160],"show":[161],"savings":[164],"(up":[165],"35%)":[167],"Terror":[170],"compared":[173],"traditional":[175],"methodology.":[177]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1967854183","counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2025-03-23T02:36:22.865770","created_date":"2016-06-24"}