{"id":"https://openalex.org/W2158523263","doi":"https://doi.org/10.1145/1120725.1120930","title":"Multilevel full-chip gridless routing considering optical proximity correction","display_name":"Multilevel full-chip gridless routing considering optical proximity correction","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2158523263","doi":"https://doi.org/10.1145/1120725.1120930","mag":"2158523263"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002759497","display_name":"Tai\u2010Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"funder","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tai-Chen Chen","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"funder","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.325,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":23,"citation_normalized_percentile":{"value":0.8269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":88},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.66093403},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.65738463},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.58226836},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42575726},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3989348},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36011824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28755015},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18532985},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11409101}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1120725.1120930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":31,"referenced_works":["https://openalex.org/W1941588787","https://openalex.org/W1983950263","https://openalex.org/W1998859420","https://openalex.org/W2014940511","https://openalex.org/W2046800778","https://openalex.org/W2066757307","https://openalex.org/W2076642456","https://openalex.org/W2078174680","https://openalex.org/W2099223028","https://openalex.org/W2106352604","https://openalex.org/W2108961335","https://openalex.org/W2120048388","https://openalex.org/W2121290396","https://openalex.org/W2122724240","https://openalex.org/W2123354623","https://openalex.org/W2127480108","https://openalex.org/W2139327595","https://openalex.org/W2140739091","https://openalex.org/W2151703212","https://openalex.org/W2153580689","https://openalex.org/W2159765568","https://openalex.org/W2163251854","https://openalex.org/W2163929525","https://openalex.org/W2168008340","https://openalex.org/W2168114925","https://openalex.org/W2170815710","https://openalex.org/W2171122650","https://openalex.org/W2226297337","https://openalex.org/W2293605855","https://openalex.org/W2295318563","https://openalex.org/W585567407"],"related_works":["https://openalex.org/W4312275919","https://openalex.org/W2338293335","https://openalex.org/W2317123011","https://openalex.org/W2115579119","https://openalex.org/W2115140794","https://openalex.org/W2067902980","https://openalex.org/W2065289416","https://openalex.org/W2041120224","https://openalex.org/W2017236304","https://openalex.org/W1504320321"],"abstract_inverted_index":{"To":[0],"handle":[1,87,167],"modern":[2],"routing":[3,31,46,108,128,138,141,144,151,177],"with":[4],"nanometer":[5],"effects,":[6],"we":[7,58],"need":[8],"to":[9,25],"consider":[10,92],"designs":[11],"of":[12,44,52,81,118,154,193],"variable":[13],"wire":[14,89,169],"widths":[15,90,170],"and":[16,74,91,94,139,172,197],"spacings,":[17],"for":[18,115,130,152,179,202],"which":[19],"gridless":[20,30,45,64,164,187],"routers":[21],"are":[22],"desirable":[23],"due":[24],"their":[26],"great":[27],"flexibility.":[28],"The":[29,67],"is":[32,47],"much":[33],"more":[34],"difficult":[35],"than":[36,50,110],"the":[37,41,60,82,134,155,203],"grid-based":[38,53],"one":[39],"because":[40],"solution":[42],"space":[43],"significantly":[48,106],"larger":[49],"that":[51,102,161],"one.":[54],"In":[55,182],"this":[56],"paper,":[57],"present":[59],"first":[61],"multilevel,":[62],"full-chip":[63],"detailed":[65,72,147],"router.":[66],"router":[68,165,188],"integrates":[69],"global":[70,143],"routing,":[71,73],"congestion":[75],"estimation":[76],"together":[77],"at":[78],"each":[79],"level":[80],"multilevel":[83,140,163,186],"routing.":[84],"It":[85],"can":[86,166],"non-uniform":[88,168],"routability":[93,201],"optical":[95],"proximity":[96],"correction":[97],"(OPC).":[98],"Experimental":[99],"results":[100,159],"show":[101,160],"our":[103,124,162,184],"approach":[104,125],"obtains":[105],"better":[107],"solutions":[109],"previous":[111],"works.":[112],"For":[113],"example,":[114],"a":[116],"set":[117],"11":[119,204],"commonly":[120],"used":[121],"benchmark":[122,205],"circuits,":[123],"achieves":[126],"100%":[127,176,200],"completion":[129,178],"all":[131,180],"circuits":[132],"while":[133],"famous":[135],"state-of-the-art":[136],"three-level":[137],"(multilevel":[142],"+":[145],"flat":[146],"routing)":[148],"cannot":[149],"complete":[150],"any":[153],"circuits.":[156,206],"Besides,":[157],"experimental":[158],"efficiently":[171],"effectively":[173],"(still":[174],"maintain":[175],"circuits).":[181],"particular,":[183],"OPC-aware":[185],"archives":[189],"an":[190],"average":[191],"reduction":[192],"11.3%":[194],"pattern":[195],"features":[196],"still":[198],"maintains":[199]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2158523263","counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-04-16T19:31:25.659135","created_date":"2016-06-24"}