乐胖代购免代理版

{"id":"https://openalex.org/W1964682688","doi":"https://doi.org/10.1145/1105734.1105750","title":"A general framework to build new CPUs by mapping abstract machine code to instruction level parallel execution hardware","display_name":"A general framework to build new CPUs by mapping abstract machine code to instruction level parallel execution hardware","publication_year":2005,"publication_date":"2005-11-01","ids":{"openalex":"https://openalex.org/W1964682688","doi":"https://doi.org/10.1145/1105734.1105750","mag":"1964682688"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105750","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051465761","display_name":"H. C. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"H. C. Wang","raw_affiliation_strings":["National University of Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103965055","display_name":"C. K. Yuen","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"C. K. Yuen","raw_affiliation_strings":["National University of Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.318,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.494697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":61,"max":68},"biblio":{"volume":"33","issue":"4","first_page":"113","last_page":"120"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/machine-code","display_name":"Machine code","score":0.5919492},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5838509},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.47553372},{"id":"https://openalex.org/keywords/opcode","display_name":"Opcode","score":0.4585012},{"id":"https://openalex.org/keywords/call-stack","display_name":"Call stack","score":0.41583818},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.41077614}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8995806},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6666528},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.61840713},{"id":"https://openalex.org/C115168132","wikidata":"https://www.wikidata.org/wiki/Q55813","display_name":"Machine code","level":3,"score":0.5919492},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5838509},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5039486},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.47553372},{"id":"https://openalex.org/C52173422","wikidata":"https://www.wikidata.org/wiki/Q766483","display_name":"Opcode","level":2,"score":0.4585012},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.45075035},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4478232},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4301345},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42861104},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42662066},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42041487},{"id":"https://openalex.org/C119024030","wikidata":"https://www.wikidata.org/wiki/Q759899","display_name":"Call stack","level":3,"score":0.41583818},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.41077614},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.19983801},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17586017},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.16025847},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.12513572},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105750","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1514258760","https://openalex.org/W1986056419","https://openalex.org/W2007757832","https://openalex.org/W2071053528","https://openalex.org/W2108616660","https://openalex.org/W2121747321","https://openalex.org/W2131789575","https://openalex.org/W2151345470","https://openalex.org/W2152284590","https://openalex.org/W2157074753","https://openalex.org/W2171097430","https://openalex.org/W4243390998","https://openalex.org/W4299947950"],"related_works":["https://openalex.org/W3146209745","https://openalex.org/W3031843753","https://openalex.org/W2888297879","https://openalex.org/W2511956777","https://openalex.org/W2181865837","https://openalex.org/W2017161493","https://openalex.org/W1964682688","https://openalex.org/W1606391442","https://openalex.org/W1571767777","https://openalex.org/W1021025368"],"abstract_inverted_index":{"Abstract":[0],"machines":[1,155],"bridge":[2],"the":[3,55,63,67,112,120],"gap":[4],"between":[5],"a":[6,15,27,58,116,166,171],"programming":[7],"language":[8],"and":[9,43,94,132],"real":[10],"machines.":[11,158],"This":[12,53],"paper":[13],"proposes":[14],"general":[16],"purpose":[17],"tagged":[18,45,76,144],"execution":[19,65,83,145,173],"framework":[20,146],"that":[21,85],"may":[22,31,108],"be":[23,109],"used":[24],"to":[25,81,88,98,106,125,156],"construct":[26],"CPU.":[28],"The":[29,75,101],"CPU":[30],"accept":[32],"code":[33,47],"written":[34],"in":[35],"any":[36,150],"(abstract":[37],"or":[38,115],"real)":[39],"machine":[40,46],"instruction":[41,151],"set,":[42],"produce":[44],"after":[48],"data":[49],"conflicts":[50],"are":[51,78,179],"resolved.":[52],"requires":[54],"construction":[56],"of":[57,66,103,122,165],"tagging":[59],"unit,":[60],"which":[61],"emulates":[62],"sequential":[64],"program":[68],"using":[69,111,170],"tags":[70,87],"rather":[71],"than":[72],"actual":[73],"values.":[74],"instructions":[77,97,123,134],"then":[79],"sent":[80],"an":[82,163],"engine":[84],"maps":[86],"values":[89],"as":[90],"they":[91],"become":[92],"available":[93],"sends":[95],"ready-to-execute":[96],"arithmetic":[99],"units.":[100],"process":[102],"mapping":[104],"tag":[105],"value":[107],"performed":[110],"Tomasulo":[113],"scheme,":[114],"register":[117],"scheme":[118],"with":[119,162],"result":[121],"going":[124],"registers":[126,138],"specified":[127,139],"by":[128,140],"their":[129,141],"destination":[130],"tags,":[131],"waiting":[133],"receiving":[135],"operands":[136],"from":[137,153],"source":[142],"tags.The":[143],"is":[147],"suitable":[148],"for":[149],"architecture":[152],"RISC":[154],"stack":[157],"We":[159],"will":[160],"illustrate":[161],"example":[164],"Java":[167],"ILP":[168],"processor":[169],"VLIW":[172],"engine.":[174],"Some":[175],"related":[176],"implementing":[177],"issues":[178],"discussed.":[180]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1964682688","counts_by_year":[],"updated_date":"2025-01-18T21:09:31.329685","created_date":"2016-06-24"}