乐胖代购免代理版

{"id":"https://openalex.org/W1981846784","doi":"https://doi.org/10.1145/1055137.1055164","title":"Are floorplan representations important in digital design?","display_name":"Are floorplan representations important in digital design?","publication_year":2005,"publication_date":"2005-04-03","ids":{"openalex":"https://openalex.org/W1981846784","doi":"https://doi.org/10.1145/1055137.1055164","mag":"1981846784"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055137.1055164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032134807","display_name":"Hayward H. Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"funder","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hayward H. Chan","raw_affiliation_strings":["The University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"The University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068392026","display_name":"Saurabh Adya","orcid":"https://orcid.org/0009-0000-4533-6577"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Saurabh N. Adya","raw_affiliation_strings":["Synplicity Inc., Sunnyvale, CA"],"affiliations":[{"raw_affiliation_string":"Synplicity Inc., Sunnyvale, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"funder","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["The University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"The University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.342,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":47,"citation_normalized_percentile":{"value":0.924481,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"136"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floor plan","score":0.95716155}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.95716155},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7069975},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3701785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18512243}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055137.1055164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.78,"display_name":"Sustainable cities and communities"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":31,"referenced_works":["https://openalex.org/W1525696892","https://openalex.org/W1702702848","https://openalex.org/W1987148009","https://openalex.org/W2002469393","https://openalex.org/W2094042791","https://openalex.org/W2095550547","https://openalex.org/W2097543269","https://openalex.org/W2100740271","https://openalex.org/W2106366463","https://openalex.org/W2107166889","https://openalex.org/W2112805885","https://openalex.org/W2114772983","https://openalex.org/W2115762048","https://openalex.org/W2123354623","https://openalex.org/W2123424649","https://openalex.org/W2127012874","https://openalex.org/W2129701824","https://openalex.org/W2131979475","https://openalex.org/W2133042131","https://openalex.org/W2148777220","https://openalex.org/W2153770483","https://openalex.org/W2154462472","https://openalex.org/W2157271968","https://openalex.org/W2157291428","https://openalex.org/W2165891825","https://openalex.org/W2169082930","https://openalex.org/W2170818393","https://openalex.org/W2177911426","https://openalex.org/W4235405202","https://openalex.org/W4247393779","https://openalex.org/W4256007160"],"related_works":["https://openalex.org/W2983230882","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2165891825","https://openalex.org/W215057456","https://openalex.org/W2135118255","https://openalex.org/W2106366463","https://openalex.org/W2055008360","https://openalex.org/W2043725682","https://openalex.org/W1500063550"],"abstract_inverted_index":{"Research":[0],"in":[1,38,76,92],"floorplanning":[2,93],"and":[3,30,64,79,111],"block-packing":[4],"has":[5],"generated":[6],"a":[7,66],"variety":[8],"of":[9,16,20,27,43,55,61,81,88],"data":[10,107],"structures":[11],"to":[12],"represent":[13],"spatial":[14],"configurations":[15],"circuit":[17],"modules.":[18],"Much":[19],"this":[21,49],"work":[22,50],"focuses":[23],"on":[24,58],"the":[25,39,53,59,89],"geometry":[26],"module":[28],"shapes":[29],"seeks":[31],"tighter":[32],"packing,":[33],"as":[34,36],"well":[35],"improvements":[37],"asymptotic":[40],"worst-case":[41],"complexity":[42],"algorithms":[44],"for":[45,68,108],"standard":[46],"tasks.":[47],"In":[48],"we":[51,84],"consider":[52],"implications":[54],"interconnect":[56],"optimization":[57],"value":[60],"floorplan":[62,82],"representations":[63],"establish":[65],"framework":[67],"comparing":[69],"different":[70],"representations.":[71],"By":[72],"analyzing":[73],"performance":[74],"bottlenecks":[75],"block":[77],"packing":[78],"properties":[80],"representations,":[83],"show":[85],"that":[86],"many":[87],"mathematical":[90],"results":[91],"do":[94],"not":[95],"translate":[96],"into":[97],"better":[98],"VLSI":[99],"layouts.":[100],"This":[101],"is":[102],"confirmed":[103],"by":[104],"extensive":[105],"empirical":[106],"stand-alone":[109],"floor-planners":[110],"integrated":[112],"applications.":[113]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1981846784","counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2025-04-10T20:24:23.584304","created_date":"2016-06-24"}