乐胖代购免代理版

{"id":"https://openalex.org/W2149379863","doi":"https://doi.org/10.1145/1024393.1024407","title":"Continual flow pipelines","display_name":"Continual flow pipelines","publication_year":2004,"publication_date":"2004-10-07","ids":{"openalex":"https://openalex.org/W2149379863","doi":"https://doi.org/10.1145/1024393.1024407","mag":"2149379863"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1024393.1024407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069298429","display_name":"Srikanth T. Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Srikanth T. Srinivasan","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050488573","display_name":"Ravi Rajwar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ravi Rajwar","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065922595","display_name":"Haitham Akkary","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Haitham Akkary","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045259434","display_name":"Amit Gandhi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Amit Gandhi","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001485251","display_name":"Mike Upton","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mike Upton","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.28,"has_fulltext":false,"cited_by_count":194,"citation_normalized_percentile":{"value":0.974404,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"119"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8668562},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5760739},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5577688},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.43389598},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42791796}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8668562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8100152},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.63451034},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5760739},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5577688},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.51310027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46030217},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4600951},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44987905},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.43389598},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4313121},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42791796},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42515907},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.39357325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36680192},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.10381088},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09594065},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1024393.1024407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":25,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1986535055","https://openalex.org/W2019674193","https://openalex.org/W2064909421","https://openalex.org/W2089363288","https://openalex.org/W2099089002","https://openalex.org/W2103224933","https://openalex.org/W2108039095","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2123608497","https://openalex.org/W2137418704","https://openalex.org/W2137860371","https://openalex.org/W2146173591","https://openalex.org/W2147098645","https://openalex.org/W2157373341","https://openalex.org/W2168307289","https://openalex.org/W2293008608","https://openalex.org/W2296006986","https://openalex.org/W2542426564","https://openalex.org/W4232096869","https://openalex.org/W4236135525","https://openalex.org/W4285719527","https://openalex.org/W45433841","https://openalex.org/W63944998"],"related_works":["https://openalex.org/W4254904443","https://openalex.org/W3149034384","https://openalex.org/W2497398711","https://openalex.org/W2150450196","https://openalex.org/W2133675875","https://openalex.org/W2111948219","https://openalex.org/W2102384429","https://openalex.org/W2097410296","https://openalex.org/W2094754158","https://openalex.org/W2057234250"],"abstract_inverted_index":{"Increased":[0],"integration":[1],"in":[2,136],"the":[3,49,103,116,140],"form":[4],"of":[5,43,105,130,138,157],"multiple":[6,42,184],"processor":[7,28,34,98,161,193],"cores":[8,72,185,194],"on":[9,48,68,186],"a":[10,24,33,75,95,106,131,151,187],"single":[11,188],"die,":[12],"relatively":[13],"constant":[14],"die":[15,51,172,189],"sizes,":[16],"shrinking":[17],"power":[18,167],"envelopes,":[19],"and":[20,40,70,118,142,148,166,171],"emerging":[21],"applications":[22],"create":[23],"new":[25,96],"challenge":[26],"for":[27,52,58,63,79,85,195],"architects.":[29],"How":[30],"to":[31,45,73,121,127],"build":[32],"that":[35,101,126],"provides":[36],"high":[37,53,64],"single-thread":[38,65,196],"performance":[39,66,104],"enables":[41],"these":[44],"be":[46,122,146],"placed":[47],"same":[50],"throughput":[54],"while":[55,190],"dynamically":[56],"adapting":[57],"future":[59],"applications?":[60],"Conventional":[61],"approaches":[62],"rely":[67],"large":[69,76,107,132],"complex":[71],"sustain":[74],"instruction":[77,108,133],"window":[78,109],"memory":[80,179],"tolerance,":[81],"making":[82],"them":[83],"unsuitable":[84],"multi-core":[86],"chips.":[87],"We":[88,124],"present":[89],"Continual":[90],"Flow":[91],"Pipelines":[92],"(CFP)":[93],"as":[94,115],"non-blocking":[97,155],"pipeline":[99],"architecture":[100],"achieves":[102],"without":[110],"requiring":[111],"cycle-critical":[112],"structures":[113,162],"such":[114],"scheduler":[117,141],"register":[119,143,169],"file":[120,144],"large.":[123],"show":[125],"achieve":[128],"benefits":[129],"window,":[134],"inefficiencies":[135],"management":[137],"both":[139],"must":[145],"addressed,":[147],"we":[149],"propose":[150],"unified":[152],"solution.":[153],"The":[154,178],"property":[156],"CFP":[158,181],"keeps":[159],"key":[160],"affecting":[163],"cycle":[164],"time":[165],"(scheduler,":[168],"file),":[170],"size":[173],"(second":[174],"level":[175],"cache)":[176],"small.":[177],"latency-tolerant":[180],"core":[182],"allows":[183],"outperforming":[191],"current":[192],"applications.":[197]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2149379863","counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":5}],"updated_date":"2025-03-19T02:58:29.117372","created_date":"2016-06-24"}