乐胖代购免代理版

{"id":"https://openalex.org/W2129984271","doi":"https://doi.org/10.1145/1013235.1013325","title":"Efficient adaptive voltage scaling system through on-chip critical path emulation","display_name":"Efficient adaptive voltage scaling system through on-chip critical path emulation","publication_year":2004,"publication_date":"2004-08-09","ids":{"openalex":"https://openalex.org/W2129984271","doi":"https://doi.org/10.1145/1013235.1013325","mag":"2129984271"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013325","pdf_url":null,"source":{"id":"https://openalex.org/S4363608722","display_name":"Proceedings of the International Symposium on Low Power Electronics and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030234960","display_name":"M. Elgebaly","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"funder","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Elgebaly","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"funder","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.228,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":30,"citation_normalized_percentile":{"value":0.912525,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":90},"biblio":{"volume":null,"issue":null,"first_page":"375","last_page":"380"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6954045},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.51036257}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6954045},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.68819755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.59244394},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.56923026},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.51642233},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.51036257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4888865},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4766006},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47516555},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4737048},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45670578},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4507173},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33056152},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23631066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1907754},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.087762535},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08023819},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07820907},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013325","pdf_url":null,"source":{"id":"https://openalex.org/S4363608722","display_name":"Proceedings of the International Symposium on Low Power Electronics and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1553982360","https://openalex.org/W1976631888","https://openalex.org/W2104677471","https://openalex.org/W2108923470","https://openalex.org/W2133079932","https://openalex.org/W2134838288","https://openalex.org/W2142455831","https://openalex.org/W2149009819","https://openalex.org/W2163897659","https://openalex.org/W2171825402"],"related_works":["https://openalex.org/W4244547561","https://openalex.org/W2392315374","https://openalex.org/W2364195017","https://openalex.org/W2355430452","https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2049983405","https://openalex.org/W1951195060","https://openalex.org/W1905216755","https://openalex.org/W1603137082"],"abstract_inverted_index":{"Conventional":[0],"voltage":[1,109],"scaling":[2,110],"techniques":[3],"rely":[4],"on":[5,43],"the":[6,16,19,34,56,64,71,88,91],"characterization":[7],"and":[8,40,98,107],"monitoring":[9],"of":[10,18,37,70],"a":[11,23,80],"unique":[12],"critical":[13,20,50,58,66],"path.":[14,59],"However,":[15],"uniqueness":[17],"path":[21,51,67],"is":[22,94],"difficult":[24],"requirement":[25],"to":[26,33,62,78,87,96,104],"establish":[27],"in":[28],"modern":[29],"VLSI":[30],"technologies":[31],"due":[32],"growing":[35],"impact":[36],"process":[38],"variations":[39],"interconnect":[41],"parasitics":[42],"delay.":[44],"This":[45],"paper":[46],"presents":[47],"an":[48],"on-chip":[49],"emulator":[52],"architecture":[53,93],"which":[54],"tracks":[55],"changing":[57],"The":[60],"ability":[61],"emulate":[63],"actual":[65],"recovers":[68],"most":[69],"large":[72],"margin":[73],"added":[74],"by":[75],"conventional":[76,105],"systems":[77,111],"guarantee":[79],"robust":[81],"operation":[82],"at":[83],"all":[84],"conditions.":[85],"Due":[86],"reduced":[89],"margin,":[90],"proposed":[92],"up":[95],"45%":[97],"21%":[99],"more":[100],"energy":[101],"efficient":[102],"compared":[103],"open-loop":[106],"closed-loop":[108],"respectively.":[112]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2129984271","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-02-25T04:40:34.567508","created_date":"2016-06-24"}