{"id":"https://openalex.org/W3176114933","doi":"https://doi.org/10.1142/s0218126621502704","title":"Design and Analysis of SRAM Cell using Negative Bit-Line Write Assist Technique and Separate Read Port for High-Speed Applications","display_name":"Design and Analysis of SRAM Cell using Negative Bit-Line Write Assist Technique and Separate Read Port for High-Speed Applications","publication_year":2021,"publication_date":"2021-06-24","ids":{"openalex":"https://openalex.org/W3176114933","doi":"https://doi.org/10.1142/s0218126621502704","mag":"3176114933"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621502704","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017598089","display_name":"Jitendra Kumar Mishra","orcid":"https://orcid.org/0000-0003-4601-2325"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jitendra Kumar Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016948859","display_name":"Lakshmi Likhitha Mankali","orcid":null},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lakshmi Likhitha Mankali","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057408571","display_name":"Kavindra Kandpal","orcid":"https://orcid.org/0000-0002-2683-2230"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kavindra Kandpal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101490653","display_name":"Prasanna Kumar Misra","orcid":"https://orcid.org/0000-0003-4942-1335"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prasanna Kumar Misra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108722448","display_name":"Manish Goswami","orcid":"https://orcid.org/0000-0002-7165-1412"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manish Goswami","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.246,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.501483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":72,"max":76},"biblio":{"volume":"30","issue":"15","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.5775356},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5442439},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5416094},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.47177362},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4600572}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9334225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6327982},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5847953},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5775356},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5442439},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5416094},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.51725584},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5120738},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.47177362},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46811265},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4600572},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45482755},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.341027},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31321174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3034451},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15967894},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10746208},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09037247},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126621502704","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.73,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W1974159394","https://openalex.org/W1982339716","https://openalex.org/W1996188635","https://openalex.org/W2125347149","https://openalex.org/W2144289736","https://openalex.org/W2155153274","https://openalex.org/W2344542627","https://openalex.org/W2488909055","https://openalex.org/W2620295989","https://openalex.org/W2735913833","https://openalex.org/W2765850701","https://openalex.org/W2889181472","https://openalex.org/W2906872651","https://openalex.org/W2945938935","https://openalex.org/W2946568010","https://openalex.org/W2953398187","https://openalex.org/W3022464115","https://openalex.org/W3142526730","https://openalex.org/W4214533598"],"related_works":["https://openalex.org/W3176114933","https://openalex.org/W3002942576","https://openalex.org/W2980976157","https://openalex.org/W2540793977","https://openalex.org/W2510017759","https://openalex.org/W2142797216","https://openalex.org/W2122895920","https://openalex.org/W2085531959","https://openalex.org/W2066774071","https://openalex.org/W2011998170"],"abstract_inverted_index":{"The":[0,12,132],"present":[1],"day":[2],"electronic":[3],"gadgets":[4],"have":[5],"semiconductor":[6],"memory":[7,16,28],"devices":[8],"to":[9,31,108,118,127,192],"store":[10],"data.":[11],"static":[13,122,148,155],"random":[14,26],"access":[15,27],"(SRAM)":[17],"is":[18,62,85,99,168],"a":[19,77,93,114],"volatile":[20],"memory,":[21],"often":[22,50],"preferred":[23,63],"over":[24],"dynamic":[25],"(DRAM)":[29],"due":[30],"higher":[32],"speed":[33],"and":[34,52,69,125,159,175,185,203],"lower":[35],"power":[36,123],"dissipation.":[37],"However,":[38],"at":[39],"scaling":[40,61],"down":[41],"of":[42,71,134,146,171,181],"technology":[43],"node,":[44],"the":[45,59,67,89,103,110,120,129,135,193],"leakage":[46],"current":[47],"in":[48,144,177,187],"SRAM":[49,196],"increases":[51],"degrades":[53],"its":[54],"performance.":[55],"To":[56],"address":[57],"this,":[58,109],"voltage":[60],"which":[64,84],"subsequently":[65],"affects":[66],"stability":[68],"delay":[70,189],"SRAM.":[72],"This":[73],"paper":[74],"therefore":[75],"presents":[76],"negative":[78],"bit-line":[79],"(NBL)":[80],"write":[81,90,147,152,188],"assist":[82],"circuit":[83,98],"used":[86,100],"for":[87,101],"enhancing":[88],"ability":[91],"while":[92,179],"separate":[94],"(isolated)":[95],"read":[96,104,154],"buffer":[97],"improving":[102],"stability.":[105,131],"In":[106],"addition":[107],"proposed":[111,136],"design":[112,137],"uses":[113],"tail":[115],"(stack)":[116],"transistor":[117],"decrease":[119],"overall":[121],"dissipation":[124],"also":[126],"maintain":[128],"hold":[130],"comparison":[133],"has":[138,163],"been":[139,164],"done":[140],"with":[141],"state-of-the-art":[142],"work":[143],"terms":[145],"noise":[149,156],"margin":[150,157],"(WSNM),":[151],"delay,":[153],"(RSNM)":[158],"other":[160],"parameters.":[161],"It":[162],"observed":[165],"that":[166],"there":[167],"an":[169],"improvement":[170],"48%,":[172],"11%,":[173],"19%":[174],"32.4%":[176],"WSNM":[178],"reduction":[180],"33%,":[182],"39%,":[183],"48%":[184],"22%":[186],"as":[190],"compared":[191],"conventional":[194],"6T":[195],"cell,":[197],"NBL,":[198],"[Formula:":[199],"see":[200],"text]":[201],"collapse":[202],"9T":[204],"UV":[205],"SRAM,":[206],"respectively.":[207]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3176114933","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-01-06T08:41:11.916541","created_date":"2021-07-05"}