{"id":"https://openalex.org/W2587278647","doi":"https://doi.org/10.1142/s0218126617400023","title":"Verification of Power-Management Specification at Early Stages of Power-Constrained Systems Design","display_name":"Verification of Power-Management Specification at Early Stages of Power-Constrained Systems Design","publication_year":2017,"publication_date":"2017-02-10","ids":{"openalex":"https://openalex.org/W2587278647","doi":"https://doi.org/10.1142/s0218126617400023","mag":"2587278647"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126617400023","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079722422","display_name":"Dominik Macko","orcid":"https://orcid.org/0000-0002-8235-2004"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"funder","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Dominik Macko","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Ilkovi\u010dova 2, 84216 Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Ilkovi\u010dova 2, 84216 Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012166109","display_name":"Katar\u00edna Jelemensk\u00e1","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"funder","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Katar\u00edna Jelemensk\u00e1","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Ilkovi\u010dova 2, 84216 Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Ilkovi\u010dova 2, 84216 Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063985077","display_name":"Pavel \u010ci\u010d\u00e1k","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"funder","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Pavel \u010ci\u010d\u00e1k","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Ilkovi\u010dova 2, 84216 Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology in Bratislava, Ilkovi\u010dova 2, 84216 Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.581,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.660562,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":"26","issue":"08","first_page":"1740002","last_page":"1740002"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.994,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.46898586},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4290144},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.42352813},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4142563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67848027},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.5060896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48083696},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.46898586},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.46744645},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4290144},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.42352813},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4142563},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.40787086},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.357816},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3246514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18577361},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17352891},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14122066},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0944314},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.08880964},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126617400023","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.69}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1494277255","https://openalex.org/W1497420621","https://openalex.org/W1967810708","https://openalex.org/W1997274978","https://openalex.org/W1998492944","https://openalex.org/W2005989139","https://openalex.org/W2026096005","https://openalex.org/W2047284788","https://openalex.org/W2080513743","https://openalex.org/W2149449165","https://openalex.org/W2414440454","https://openalex.org/W3139709947","https://openalex.org/W4234966827"],"related_works":["https://openalex.org/W4239594101","https://openalex.org/W4226239708","https://openalex.org/W39641061","https://openalex.org/W3127845477","https://openalex.org/W2546524276","https://openalex.org/W229101532","https://openalex.org/W2152979262","https://openalex.org/W2113774150","https://openalex.org/W2061180121","https://openalex.org/W2005728592"],"abstract_inverted_index":{"Nowadays,":[0],"power":[1,17,24,40,53,64,165],"is":[2,66,113,167],"a":[3,151],"dominant":[4],"factor":[5],"that":[6,115],"constrains":[7],"highly":[8],"integrated":[9],"hardware-systems":[10],"designs.":[11],"The":[12,172],"implied":[13],"problems":[14],"of":[15,37,63,95,120,127,144,190],"high":[16],"density,":[18],"causing":[19],"chip":[20],"overheating,":[21],"or":[22,55],"limited":[23],"source":[25],"in":[26,69,101],"modern":[27,70],"Internet-of-Things":[28],"devices":[29],"are":[30,74],"most":[31],"commonly":[32],"dealt":[33],"with":[34],"the":[35,38,61,92,102,108,121,133,139,145,163,188,195],"use":[36,46],"dynamic":[39],"management.":[41],"This":[42],"method":[43],"enables":[44],"to":[45,79,136,153],"power-reduction":[47],"techniques,":[48,131],"such":[49,88],"as":[50],"clock":[51],"gating,":[52,54],"voltage":[56],"and":[57,98,129,156,160,185],"frequency":[58],"scaling.":[59],"Since":[60],"adoption":[62],"management":[65],"quite":[67],"difficult":[68],"complex":[71],"systems,":[72],"there":[73],"new":[75],"approaches":[76],"evolving":[77],"intended":[78],"simplify":[80],"power-constrained":[81],"systems":[82],"design.":[83],"We":[84],"have":[85],"also":[86],"proposed":[87,109],"an":[89,117],"approach,":[90],"utilizing":[91],"system":[93,146],"level":[94],"design":[96,103,123,170,183,191],"abstraction":[97],"increased":[99],"automation":[100],"process.":[104,198],"In":[105],"this":[106],"paper,":[107],"hybrid":[110],"verification":[111,134,175],"approach":[112,149],"described":[114],"represents":[116],"integral":[118],"part":[119],"suggested":[122],"methodology.":[124],"It":[125],"consists":[126],"formal":[128],"informal":[130],"enabling":[132],"process":[135],"begin":[137],"at":[138,181],"very":[140],"early":[141,182],"specification":[142,159],"stage":[143],"development.":[147],"Our":[148],"helps":[150],"designer":[152],"create":[154],"correct":[155],"consistent":[157],"power-management":[158],"verifies":[161],"whether":[162],"specified":[164],"intent":[166],"preserved":[168],"after":[169],"refinement.":[171],"continuous":[173],"automated":[174],"steps":[176],"can":[177],"quickly":[178],"find":[179],"errors":[180],"stages":[184],"thus":[186],"reduce":[187],"amount":[189],"re-spins,":[192],"which":[193],"speeds-up":[194],"overall":[196],"development":[197]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2587278647","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":3}],"updated_date":"2025-03-18T16:12:35.548564","created_date":"2017-02-17"}