乐胖代购免代理版

{"id":"https://openalex.org/W2150543080","doi":"https://doi.org/10.1142/s0129626408003399","title":"Rapid Prototyping of the Data-Driven Chip-Multiprocessor (D²-CMP) using FPGAs","display_name":"Rapid Prototyping of the Data-Driven Chip-Multiprocessor (D²-CMP) using FPGAs","publication_year":2008,"publication_date":"2008-05-29","ids":{"openalex":"https://openalex.org/W2150543080","doi":"https://doi.org/10.1142/s0129626408003399","mag":"2150543080"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129626408003399","pdf_url":null,"source":{"id":"https://openalex.org/S18360026","display_name":"Parallel Processing Letters","issn_l":"0129-6264","issn":["0129-6264","1793-642X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016453015","display_name":"K. Tatas","orcid":"https://orcid.org/0000-0001-5087-5778"},"institutions":[{"id":"https://openalex.org/I38552033","display_name":"Frederick University","ror":"https://ror.org/05d8tf882","country_code":"CY","type":"education","lineage":["https://openalex.org/I38552033"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Konstantinos Tatas","raw_affiliation_strings":["Computer Engineering Department, Frederick University, P. O Box 24727, 1303 Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Frederick University, P. O Box 24727, 1303 Nicosia, Cyprus","institution_ids":["https://openalex.org/I38552033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068473155","display_name":"Costas Kyriacou","orcid":"https://orcid.org/0000-0002-9723-2689"},"institutions":[{"id":"https://openalex.org/I38552033","display_name":"Frederick University","ror":"https://ror.org/05d8tf882","country_code":"CY","type":"education","lineage":["https://openalex.org/I38552033"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Costas Kyriacou","raw_affiliation_strings":["Computer Engineering Department, Frederick University, P. O Box 24727, 1303 Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Frederick University, P. O Box 24727, 1303 Nicosia, Cyprus","institution_ids":["https://openalex.org/I38552033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079277610","display_name":"Paraskevas Evripidou","orcid":null},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"funder","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Paraskevas Evripidou","raw_affiliation_strings":["Department of Computer Science, University Cyprus, P. O Box 20537, 1678 Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University Cyprus, P. O Box 20537, 1678 Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043427541","display_name":"Pedro Trancoso","orcid":"https://orcid.org/0000-0002-2776-9253"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"funder","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Pedro Trancoso","raw_affiliation_strings":["Department of Computer Science, University Cyprus, P. O Box 20537, 1678 Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University Cyprus, P. O Box 20537, 1678 Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036463224","display_name":"Stephan Wong","orcid":"https://orcid.org/0000-0003-3521-2612"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"funder","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Stephan Wong","raw_affiliation_strings":["Computer Engineering Laboratory, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":"18","issue":"02","first_page":"291","last_page":"306"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6270223},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.52664757}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79795563},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.715402},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.69869494},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6270223},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.60251755},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5722688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.569977},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5286822},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.52664757},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.43510088},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33036593},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30460316},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14067367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.075969726},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129626408003399","pdf_url":null,"source":{"id":"https://openalex.org/S18360026","display_name":"Parallel Processing Letters","issn_l":"0129-6264","issn":["0129-6264","1793-642X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":25,"referenced_works":["https://openalex.org/W1537426568","https://openalex.org/W184565975","https://openalex.org/W1975079715","https://openalex.org/W1986698883","https://openalex.org/W2003933101","https://openalex.org/W2018885404","https://openalex.org/W2036432007","https://openalex.org/W2046245235","https://openalex.org/W2101037299","https://openalex.org/W2108321287","https://openalex.org/W2119511297","https://openalex.org/W2123260740","https://openalex.org/W2128893039","https://openalex.org/W2138030026","https://openalex.org/W2145022480","https://openalex.org/W2145252892","https://openalex.org/W2147345262","https://openalex.org/W2149135813","https://openalex.org/W2157373341","https://openalex.org/W2167087338","https://openalex.org/W2171532807","https://openalex.org/W2470825796","https://openalex.org/W4234079154","https://openalex.org/W4301413609","https://openalex.org/W653070516"],"related_works":["https://openalex.org/W4235861380","https://openalex.org/W3151101169","https://openalex.org/W2377593213","https://openalex.org/W2374902472","https://openalex.org/W2170132667","https://openalex.org/W2153202644","https://openalex.org/W2115561485","https://openalex.org/W2105895556","https://openalex.org/W2010970156","https://openalex.org/W1985089255"],"abstract_inverted_index":{"This":[0,68],"paper":[1],"presents":[2],"the":[3,7,10,20,74,95,118,122,127,148,153,174,178,182,185],"FPGA":[4,111,157],"implementation":[5,21],"of":[6,22,70,80,147,168,184],"prototype":[8,124,175],"for":[9,48,59],"Data-Driven":[11,76],"Chip-Multiprocessor":[12],"(D":[13],"2":[14],"-CMP).":[15],"In":[16],"particular,":[17],"we":[18],"study":[19],"a":[23,30,42,55,98,107,133],"Thread":[24],"Synchronization":[25],"Unit":[26],"(TSU)":[27],"on":[28,41,51,106,117,121,152,173],"FPGA,":[29],"hardware":[31,123,135,150],"unit":[32],"that":[33,126,177],"enables":[34],"thread":[35,56],"execution":[36,49,60,71,90],"using":[37,88],"dataflow-like":[38],"scheduling":[39],"policy":[40],"chip":[43,101],"multiprocessor.":[44],"Threads":[45],"are":[46],"scheduled":[47,58],"based":[50],"data":[52,65],"availability,":[53],"i.e.,":[54],"is":[57,66,72],"only":[61],"if":[62],"its":[63],"input":[64],"available.":[67],"model":[69,79,84],"called":[73],"non-blocking":[75],"Multithreading":[77],"(DDM)":[78],"execution.":[81],"The":[82,137],"DDM":[83,100],"has":[85,103,140],"been":[86,104,141],"evaluated":[87],"an":[89,163],"driven":[91],"simulator.":[92],"To":[93],"validate":[94],"simulation":[96],"results,":[97],"2-node":[99,138],"multiprocessor":[102,139],"implemented":[105,131,142],"Xilinx":[108,154],"Virtex-II":[109,155],"Pro":[110,156],"with":[112,132,143],"two":[113],"PowerPC":[114],"processors":[115],"hardwired":[116],"FPGA.":[119],"Measurements":[120,172],"show":[125],"TSU":[128,186],"can":[129,187],"be":[130,188],"moderate":[134],"budget.":[136],"less":[144],"than":[145],"half":[146],"reconfigurable":[149],"available":[151],"(45%":[158],"slices),":[159],"which":[160],"corresponds":[161],"to":[162],"ASIC":[164],"equivalent":[165],"gate":[166],"count":[167],"1.9":[169],"million":[170],"gates.":[171],"showed":[176],"delays":[179],"incurred":[180],"by":[181],"operation":[183],"tolerated.":[189]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2150543080","counts_by_year":[],"updated_date":"2025-01-30T21:27:32.120812","created_date":"2016-06-24"}