乐胖代购免代理版

{"id":"https://openalex.org/W2162795388","doi":"https://doi.org/10.1109/vtest.1995.512632","title":"An optimized testable architecture for finite state machines","display_name":"An optimized testable architecture for finite state machines","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2162795388","doi":"https://doi.org/10.1109/vtest.1995.512632","mag":"2162795388"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1995.512632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066466947","display_name":"Ting\u2010Yu Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"funder","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Ting-Yu Kuo","raw_affiliation_strings":["Department of Ele. & Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Ele. & Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076733252","display_name":"Chun-Yeh Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"funder","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Chun-Yeh Liu","raw_affiliation_strings":["Department of Computer Science, Chung Hua Polytechnic Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Chung Hua Polytechnic Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I59460038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110218098","display_name":"Kewal K. Saluja","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"funder","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.K. Saluja","raw_affiliation_strings":["Department of Ele. & Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Ele. & Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.748,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.409882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":76},"biblio":{"volume":null,"issue":null,"first_page":"164","last_page":"169"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.87387943},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.71107817},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.674501},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5354296}],"concepts":[{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.87387943},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.80100244},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.71107817},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.674501},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.65182424},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6215173},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5354296},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5156092},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.45572418},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4346476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41504705},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33412674},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29825518},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27938074},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2741198},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.14994892},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1995.512632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1601173124","https://openalex.org/W1990161481","https://openalex.org/W2036887642","https://openalex.org/W2055137968","https://openalex.org/W2056860020","https://openalex.org/W2082909013","https://openalex.org/W2122404532","https://openalex.org/W2147573597","https://openalex.org/W2148830996","https://openalex.org/W2158896073","https://openalex.org/W2160557605","https://openalex.org/W2282636693","https://openalex.org/W4232256072","https://openalex.org/W4252688011","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W4290017224","https://openalex.org/W3049732643","https://openalex.org/W2729254191","https://openalex.org/W2535130387","https://openalex.org/W2205347728","https://openalex.org/W2188166871","https://openalex.org/W2050522087","https://openalex.org/W2045651232","https://openalex.org/W2017650358","https://openalex.org/W1531819087"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,47,95,109,115],"testable":[4,51],"architecture":[5],"for":[6,89,138],"FSM":[7],"synthesis.":[8],"The":[9,34,50,124],"transfer,":[10],"synchronizing":[11,96],"and":[12,24,28,92,113],"distinguishing":[13,116],"sequences":[14,59],"are":[15],"obtained":[16],"simultaneously":[17],"by":[18,140],"adding":[19],"extra":[20,43],"edges,":[21],"if":[22],"necessary,":[23],"their":[25],"associated":[26],"inputs":[27],"outputs":[29],"to":[30,77,85,108],"the":[31,40,54,69,72,75,79,106,130,142],"original":[32],"FSM.":[33],"algorithm":[35],"that":[36,45],"achieves":[37],"this":[38],"minimizes":[39],"number":[41,70],"of":[42,60,71,98,118],"edges":[44],"make":[46],"machine":[48,52,80,107],"testable.":[49],"has":[53],"following":[55],"properties:":[56],"(1)":[57],"transfer":[58],"length":[61,99,119],"at":[62,100,120,129],"most":[63,101,121],"[log/sub":[64,102,122],"2/n]":[65,103],"where":[66],"n":[67],"is":[68],"states":[73,125],"in":[74],"machine,":[76],"carry":[78],"from":[81],"state":[82,86,111],"S/sub":[83,87],"i/":[84],"j/":[88],"all":[90],"i":[91],"j,":[93],"(2)":[94],"sequence":[97,117],"which":[104],"sets":[105],"specific":[110],"S1,":[112],"(3)":[114],"2/n].":[123],"can":[126],"be":[127],"observed":[128],"output.":[131],"Several":[132],"synthesis":[133],"benchmark":[134],"circuits":[135],"were":[136],"investigated":[137],"area":[139],"using":[141],"architecture.":[143]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2162795388","counts_by_year":[],"updated_date":"2025-03-19T03:15:18.560157","created_date":"2016-06-24"}