乐胖代购免代理版

{"id":"https://openalex.org/W2021944034","doi":"https://doi.org/10.1109/vlsisoc.2010.5642620","title":"Model checking on TLM-2.0 IPs through automatic TLM-to-RTL synthesis","display_name":"Model checking on TLM-2.0 IPs through automatic TLM-to-RTL synthesis","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2021944034","doi":"https://doi.org/10.1109/vlsisoc.2010.5642620","mag":"2021944034"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"funder","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Bombieri","raw_affiliation_strings":["Department of Computer Science, Univ. of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Univ. of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"funder","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Department of Computer Science, Univ. of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Univ. of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016191744","display_name":"Valerio Guarnieri","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"funder","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valerio Guarnieri","raw_affiliation_strings":["Department of Computer Science, Univ. of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Univ. of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.86,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.451806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":79,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"66"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9969,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9938,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.70962214},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.42607903}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.920259},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78452826},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.70962214},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.56846374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.519806},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.50907844},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47303745},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42669833},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.42607903},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3187703},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.28473428},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21947587},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14809579},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11315748}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W113080253","https://openalex.org/W1607765501","https://openalex.org/W1857527848","https://openalex.org/W1984272421","https://openalex.org/W2011710471","https://openalex.org/W2089301990","https://openalex.org/W2100410948","https://openalex.org/W2108698513","https://openalex.org/W2114635402","https://openalex.org/W2151174323","https://openalex.org/W2154206750","https://openalex.org/W2161189012","https://openalex.org/W2167562307","https://openalex.org/W2169490784","https://openalex.org/W4238435901","https://openalex.org/W4249359579","https://openalex.org/W45650200"],"related_works":["https://openalex.org/W4247397443","https://openalex.org/W4233602124","https://openalex.org/W3172631514","https://openalex.org/W2537252220","https://openalex.org/W2204090679","https://openalex.org/W2156965212","https://openalex.org/W2133071611","https://openalex.org/W2104183572","https://openalex.org/W2035296141","https://openalex.org/W1540531211"],"abstract_inverted_index":{"Transaction-level":[0],"modeling":[1,29],"(TLM)":[2],"is":[3],"the":[4,11,44,49,60,70,78,131,135,147,151,156],"leading":[5],"design":[6],"style":[7],"to":[8,69,104,117,145],"deal":[9],"with":[10,21],"increasing":[12],"complexity":[13],"of":[14,33,51,62,72,82,134,155],"modern":[15],"embedded":[16],"systems.":[17],"TLM":[18,83,108,125,136,148],"provides":[19],"designers":[20],"high-level":[22],"interfaces":[23],"and":[24,30,55,57,98],"communication":[25],"protocols":[26],"for":[27,47,65,123],"abstract":[28],"efficient":[31],"simulation":[32,67],"system":[34],"platforms.":[35],"The":[36,127],"Open":[37],"SystemC":[38],"Initiative":[39],"(OSCI)":[40],"has":[41],"recently":[42],"released":[43],"TLM-2.0":[45],"standard":[46],"facilitating":[48],"interchange":[50],"models":[52,138],"between":[53],"suppliers":[54],"users,":[56],"thus":[58],"encouraging":[59],"use":[61],"virtual":[63],"platforms":[64],"fast":[66],"prior":[68],"availability":[71],"register-transfer":[73],"level":[74],"(RTL)":[75],"code.":[76],"On":[77],"other":[79],"hand,":[80],"verification":[81,92],"IPs":[84],"still":[85],"relies":[86,129],"on":[87,130],"simulation-based":[88],"techniques":[89],"since":[90],"formal":[91],"methodologies":[93],"(such":[94],"as":[95],"model":[96,121,154],"checking)":[97],"tools":[99],"are":[100],"not":[101],"mature":[102],"enough":[103],"be":[105],"applied":[106],"at":[107],"level.":[109],"In":[110],"this":[111],"paper,":[112],"we":[113],"propose":[114],"a":[115],"methodology":[116,128],"apply":[118],"existing":[119],"RTL":[120,141,153],"checkers":[122],"verifying":[124],"IPs.":[126,157],"automatic":[132],"synthesis":[133],"IP":[137],"into":[139],"equivalent":[140,152],"descriptions,":[142],"in":[143],"order":[144],"verify":[146],"properties":[149],"through":[150]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2021944034","counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-04-21T23:32:14.547389","created_date":"2016-06-24"}