乐胖代购免代理版

{"id":"https://openalex.org/W2064695542","doi":"https://doi.org/10.1109/vlsid.2013.196","title":"Polynomial Complexity Asynchronous Control Circuit Synthesis of Concurrent Specifications Based on Burst-Mode FSM Decomposition","display_name":"Polynomial Complexity Asynchronous Control Circuit Synthesis of Concurrent Specifications Based on Burst-Mode FSM Decomposition","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2064695542","doi":"https://doi.org/10.1109/vlsid.2013.196","mag":"2064695542"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2013.196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067917827","display_name":"Pavlos M. Mattheakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]},{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Pavlos M. Mattheakis","raw_affiliation_strings":["Computer Science Department, University of Crete, Greece","FORTH-ICS, Crete, Greece","TSI, Technical University of Crete, Greece"],"affiliations":[{"raw_affiliation_string":"FORTH-ICS, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"TSI, Technical University of Crete, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Computer Science Department, University of Crete, Greece","institution_ids":["https://openalex.org/I142617266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057269336","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0002-5745-9977"},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos P. Sotiriou","raw_affiliation_strings":["Computer Science Department, University of Crete, Greece","FORTH-ICS, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"FORTH-ICS, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Computer Science Department, University of Crete, Greece","institution_ids":["https://openalex.org/I142617266"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.490859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":78},"biblio":{"volume":null,"issue":null,"first_page":"251","last_page":"256"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6118221},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.49721196},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41779494}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7562927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7283577},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6118221},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.49721196},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46063954},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4522855},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.447918},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.43850857},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.43062687},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41779494},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.38149184},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38023967},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36695564},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23545775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23267534},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18320626},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.110821724},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09250069},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.088460594},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2013.196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.42,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":18,"referenced_works":["https://openalex.org/W1498870363","https://openalex.org/W1554812212","https://openalex.org/W1563959012","https://openalex.org/W171683481","https://openalex.org/W1884759809","https://openalex.org/W1902783639","https://openalex.org/W1969855192","https://openalex.org/W1988925206","https://openalex.org/W2014984434","https://openalex.org/W2058948603","https://openalex.org/W2129372678","https://openalex.org/W2130434989","https://openalex.org/W2135781151","https://openalex.org/W2160823654","https://openalex.org/W2165997179","https://openalex.org/W2167188059","https://openalex.org/W2414573311","https://openalex.org/W4241679623"],"related_works":["https://openalex.org/W4247130854","https://openalex.org/W2548837243","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W2269990635","https://openalex.org/W2165341302","https://openalex.org/W2159022270","https://openalex.org/W1984298705","https://openalex.org/W1604320855","https://openalex.org/W1490270176"],"abstract_inverted_index":{"Asynchronous":[0],"circuits,":[1],"despite":[2],"demonstrated":[3],"advantages":[4],"for":[5,20,48,71,102],"certain":[6],"application":[7],"areas,":[8],"remain":[9],"outside":[10],"of":[11,36,45,91,110,137],"mainstream":[12],"digital":[13],"design":[14],"practices.":[15],"Existing":[16],"asynchronous":[17,60,121],"synthesis":[18,61,69,85],"flows":[19],"concurrent":[21,73,75],"specifications":[22],"either":[23],"exhibit":[24],"NP":[25],"complexity,":[26],"e.g.":[27],"incur":[28],"state":[29],"space":[30],"explosion":[31],"or":[32,40],"require":[33],"the":[34,43,49,104,145,156],"solution":[35,47,70],"an":[37],"ILP":[38],"problem,":[39],"cannot":[41],"guarantee":[42],"existence":[44],"a":[46,57,68,83,98,108],"given":[50],"specification.":[51,76],"In":[52],"this":[53],"work,":[54],"we":[55],"present":[56],"P":[58,99],"complexity":[59,100],"flow,":[62],"which":[63],"also":[64],"guarantees":[65],"and":[66,94,112,124,129,150],"provides":[67],"any":[72],"FCPTnet":[74,105],"This":[77],"flow":[78,134],"has":[79],"been":[80],"realised":[81],"into":[82,107],"novel":[84],"tool":[86,148,159],"named":[87],"Expose.":[88],"The":[89],"novelty":[90],"our":[92,133],"approach":[93],"contribution":[95],"lies":[96],"in":[97,140],"methodology":[101],"decomposing":[103],"specification":[106],"set":[109],"interacting,":[111],"synthesizable":[113],"Burst-Mode":[114],"FSMs.":[115],"Experimental":[116],"results,":[117],"based":[118,147],"on":[119],"scalable":[120],"circuit":[122],"specifications,":[123],"comparison":[125],"against":[126],"tools":[127],"Petrify":[128,149],"Optimist":[130],"illustrate":[131],"that":[132],"enjoys":[135],"orders":[136],"magnitude":[138],"reduction":[139],"execution":[141],"time":[142],"compared":[143,154],"to":[144,155],"state-space":[146],"significant":[151],"area":[152],"savings":[153],"direct":[157],"translation":[158],"Optimist.":[160]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2064695542","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-01-19T07:23:36.911481","created_date":"2016-06-24"}