{"id":"https://openalex.org/W2004753106","doi":"https://doi.org/10.1109/vlsid.2013.181","title":"38dB Tuning Range Coupled VCO Based Divider Architecture with 68uW Power @2.0 GHz in 65nm CMOS","display_name":"38dB Tuning Range Coupled VCO Based Divider Architecture with 68uW Power @2.0 GHz in 65nm CMOS","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2004753106","doi":"https://doi.org/10.1109/vlsid.2013.181","mag":"2004753106"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2013.181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005110984","display_name":"Prashant Dubey","orcid":"https://orcid.org/0000-0001-8159-6528"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashant Dubey","raw_affiliation_strings":["STMicroelectron. Pvt. Ltd., Noida, India"],"affiliations":[{"raw_affiliation_string":"STMicroelectron. Pvt. Ltd., Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023646723","display_name":"Rashmi Agarwal","orcid":"https://orcid.org/0000-0003-1778-7519"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rashmi Agarwal","raw_affiliation_strings":["Dept. of Electr. Eng., Indian Inst. of Technol., Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Indian Inst. of Technol., Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":65},"biblio":{"volume":null,"issue":null,"first_page":"158","last_page":"162"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.690773},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.47807193},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.44812742},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4277618}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8498174},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7308388},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.70648956},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.69851303},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.690773},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.68950045},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.63444066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5561576},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.47807193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46136656},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.44812742},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4277618},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.42040116},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.42031842},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37607318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3567751},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2492939},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.12842742},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.08440617}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2013.181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1620414136","https://openalex.org/W2038819495","https://openalex.org/W2073293474","https://openalex.org/W2103242098","https://openalex.org/W2108324407","https://openalex.org/W2124586558","https://openalex.org/W2138652368","https://openalex.org/W950991549"],"related_works":["https://openalex.org/W3095898867","https://openalex.org/W2914341956","https://openalex.org/W2811089014","https://openalex.org/W2786631194","https://openalex.org/W2478073082","https://openalex.org/W2230017267","https://openalex.org/W2152832053","https://openalex.org/W2148435004","https://openalex.org/W2137088108","https://openalex.org/W2072189049"],"abstract_inverted_index":{"Super":[0],"harmonic":[1],"division":[2,98],"at":[3],"low":[4],"power":[5,39,81,95],"consumption":[6,96],"in":[7,53,93],"unilaterally":[8],"injection":[9,157],"locked":[10,158],"current":[11],"controlled":[12],"ring":[13],"oscillator":[14,44],"system":[15],"has":[16,45],"been":[17,46],"explored.":[18],"Frequency":[19,66],"divider":[20,112],"for":[21,80,97],"PLL":[22,28,150],"output":[23],"stage":[24,52,159],"divides":[25],"a":[26,37,114],"2.0GHz":[27],"clock":[29],"by":[30,165],"2":[31],"while":[32],"consuming":[33],"just":[34,122],"68uW":[35],"from":[36],"1.2V":[38],"supply.":[40],"Current":[41],"Controlled":[42],"Ring":[43],"made":[47],"using":[48],"single":[49],"ended":[50],"inverter":[51],"65nm":[54],"cmos.":[55],"Two":[56],"new":[57],"architectures":[58],"are":[59],"proposed":[60],"to":[61,70,90],"design":[62],"such":[63],"Injection":[64],"Locked":[65],"Dividers":[67],"(ILFD).":[68],"Compared":[69],"the":[71,100,105,149,153,156,162,166],"conventionally":[72],"used":[73,143],"True":[74],"Single":[75],"Phase":[76],"Clocking":[77],"(TSPC)":[78],"dividers":[79],"improvement,":[82],"this":[83,136],"method":[84],"gives":[85],"reduction":[86],"of":[87,108,118,126,135],"93":[88],"%":[89,92],"67":[91],"total":[94],"across":[99,104],"Process":[101],"corners":[102],"and":[103,121],"tuning":[106],"range":[107],"78:8":[109],"%.":[110],"The":[111],"achieves":[113],"phase":[115],"noise":[116],"performance":[117,154],"-91dBc/Hz@1mHz":[119],"offset":[120],"takes":[123],"an":[124],"area":[125],"43":[127],"m":[128],"2":[131],".":[132],"Another":[133],"advantage":[134],"circuit":[137],"is":[138],"that,":[139],"it":[140],"can":[141],"be":[142],"inside":[144],"as":[145,147,155],"well":[146],"outside":[148],"itself":[151],"improving":[152],"filters":[160],"out":[161],"jitter":[163],"introduced":[164],"buffer":[167],"stages.":[168]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2004753106","counts_by_year":[],"updated_date":"2024-12-15T16:13:52.300679","created_date":"2016-06-24"}