{"id":"https://openalex.org/W2135574113","doi":"https://doi.org/10.1109/vlsi.2008.89","title":"A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read","display_name":"A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2135574113","doi":"https://doi.org/10.1109/vlsi.2008.89","mag":"2135574113"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.2008.89","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097092973","display_name":"Satish Anand Verkila","orcid":null},"institutions":[],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Satish Anand Verkila","raw_affiliation_strings":["E.C.E, VLSI Circuits and Systems Laboratory, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"E.C.E, VLSI Circuits and Systems Laboratory, Bangalore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097092974","display_name":"Siva Kumar Bondada","orcid":null},"institutions":[],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Siva Kumar Bondada","raw_affiliation_strings":["Nano Scale Device Research Laboratory, CEDT, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Nano Scale Device Research Laboratory, CEDT, Bangalore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091221053","display_name":"Bharadwaj Amrutur","orcid":"https://orcid.org/0009-0007-5062-6174"},"institutions":[],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharadwaj S. Amrutur","raw_affiliation_strings":["E.C.E, VLSI Circuits and Systems Laboratory, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"E.C.E, VLSI Circuits and Systems Laboratory, Bangalore, India","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.003,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":27,"citation_normalized_percentile":{"value":0.947037,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":91},"biblio":{"volume":null,"issue":null,"first_page":"560","last_page":"565"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4871709}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.84174156},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7637275},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5894623},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.58727455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5128415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5067628},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4871709},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41407028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39817926},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.35121632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34933656},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.2008.89","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1535830875","https://openalex.org/W1753784006","https://openalex.org/W2006292752","https://openalex.org/W2037921569","https://openalex.org/W2056796532","https://openalex.org/W2069217703","https://openalex.org/W2078835261","https://openalex.org/W2086447087","https://openalex.org/W2092886195","https://openalex.org/W2100483769","https://openalex.org/W2106507957","https://openalex.org/W2144289559","https://openalex.org/W2397682474"],"related_works":["https://openalex.org/W3208688275","https://openalex.org/W2365537356","https://openalex.org/W2217098757","https://openalex.org/W2160490486","https://openalex.org/W2139358663","https://openalex.org/W2104615293","https://openalex.org/W2006330903","https://openalex.org/W1643664280","https://openalex.org/W1577267070","https://openalex.org/W1557535892"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,59],"present":[4],"dynamic":[5],"voltage":[6,128],"and":[7,41,90,94,132],"frequency":[8,20,36],"Managed":[9],"256":[10],"x":[11],"64":[12],"SRAM":[13,53,69,85],"block":[14],"in":[15,37,111,118],"65":[16],"nm":[17],"technology,":[18],"for":[19,33,142],"ranging":[21],"from":[22],"100":[23],"MHz":[24],"to":[25],"1":[26],"GHz.":[27],"The":[28,123],"total":[29],"energy":[30,43],"is":[31,44,130,137],"minimized":[32,45],"any":[34],"operating":[35],"the":[38,68,73],"above":[39],"range":[40],"leakage":[42],"during":[46],"standby":[47],"mode.":[48],"Since":[49],"noise":[50,62,92],"margin":[51,63,93],"of":[52,76,104,121,134],"cell":[54,70,86],"deteriorates":[55],"at":[56],"low":[57],"voltages,":[58],"propose":[60],"static":[61],"improvement":[64],"circuitry,":[65],"which":[66],"symmetrizes":[67],"by":[71],"controlling":[72],"body":[74],"bias":[75],"pull":[77],"down":[78],"NMOS":[79],"transistor.":[80],"We":[81,98],"used":[82],"a":[83],"9T":[84],"that":[87],"isolates":[88],"Read":[89],"hold":[91],"has":[95],"less":[96],"leakage.":[97],"have":[99],"implemented":[100],"an":[101],"efficient":[102],"technique":[103],"pushing":[105],"address":[106],"decoder":[107],"into":[108],"zigzag-":[109],"super-cut-off":[110],"stand-by":[112],"mode":[113,120],"without":[114],"affecting":[115],"its":[116],"performance":[117],"active":[119],"operation.":[122],"read":[124],"bit":[125,135],"line":[126],"(RBL)":[127],"drop":[129],"controlled":[131],"pre-charge":[133],"lines":[136],"done":[138],"only":[139],"when":[140],"needed":[141],"reducing":[143],"power":[144],"wastage.":[145]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2135574113","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-01-09T02:49:00.128822","created_date":"2016-06-24"}