{"id":"https://openalex.org/W2100593177","doi":"https://doi.org/10.1109/vlsi.2008.69","title":"Unified Vdd Vth Optimization Based DVFM Controller for a Logic Block","display_name":"Unified Vdd Vth Optimization Based DVFM Controller for a Logic Block","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2100593177","doi":"https://doi.org/10.1109/vlsi.2008.69","mag":"2100593177"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.2008.69","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100722218","display_name":"Sekar Kannan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.A. Kannan","raw_affiliation_strings":["Indian Institute of Science Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081978781","display_name":"N.S. Sreeram","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N.S. Sreeram","raw_affiliation_strings":["Indian Institute of Science Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091221053","display_name":"Bharadwaj Amrutur","orcid":"https://orcid.org/0009-0007-5062-6174"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharadwaj S. Amrutur","raw_affiliation_strings":["Indian Institute of Science Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science Bangalore","institution_ids":["https://openalex.org/I59270414"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"509","last_page":"514"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4848186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46678245}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi.2008.69","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W2056796532","https://openalex.org/W2078835261","https://openalex.org/W2105303588","https://openalex.org/W2108519747","https://openalex.org/W2133632259","https://openalex.org/W2153677786","https://openalex.org/W2156638740","https://openalex.org/W4246374952"],"related_works":["https://openalex.org/W4396701345","https://openalex.org/W4396696052","https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2376932109","https://openalex.org/W2358668433","https://openalex.org/W2073681303","https://openalex.org/W2051487156","https://openalex.org/W2001405890"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"analytical":[3],"expressions":[4,27],"for":[5,19,34,71],"optimal":[6,54],"V":[7,12,55,60,73,78,92],"dd":[10,58,76,95],"and":[11,36,43,59,77,85,110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th":[15,63,81,99],"to":[16,105],"minimize":[17],"energy":[18],"a":[20,114],"given":[21],"speed":[22],"constraint":[23],"are":[24,28,37,137],"derived.":[25],"These":[26],"based":[29,69,82],"on":[30,52,83],"the":[31,53,103,108],"EKV":[32],"model":[33],"transistors":[35],"valid":[38],"in":[39],"both":[40],"strong":[41],"inversion":[42],"sub":[44],"threshold":[45,111],"regions.":[46],"The":[47],"effect":[48],"of":[49,113,119,123],"gate":[50],"leakage":[51],"is":[64,89,127],"analyzed.":[65],"A":[66,91],"new":[67],"gradient":[68],"algorithm":[70,104],"controlling":[72],"delay":[84],"power":[86],"monitoring":[87],"results":[88,130],"proposed.":[90],"-V":[96],"controller":[100],"which":[101],"uses":[102],"dynamically":[106],"control":[107],"supply":[109],"voltage":[112],"representative":[115],"logic":[116],"block":[117],"(sum":[118],"absolute":[120],"difference":[121],"computation":[122],"an":[124],"MPEG":[125],"decoder)":[126],"designed.":[128],"Simulation":[129],"using":[131],"65":[132],"nm":[133],"predictive":[134],"technology":[135],"models":[136],"given.":[138]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2100593177","counts_by_year":[],"updated_date":"2024-12-24T14:21:46.914815","created_date":"2016-06-24"}