乐胖代购免代理版

{"id":"https://openalex.org/W3084584931","doi":"https://doi.org/10.1109/vdat50263.2020.9190558","title":"A RISC-V ISA Compatible Processor IP","display_name":"A RISC-V ISA Compatible Processor IP","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3084584931","doi":"https://doi.org/10.1109/vdat50263.2020.9190558","mag":"3084584931"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048026302","display_name":"Akshay Birari","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akshay Birari","raw_affiliation_strings":["Indian Institute of Science, Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078269950","display_name":"Piyush Birla","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Piyush Birla","raw_affiliation_strings":["Indian Institute of Science, Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069912726","display_name":"Kuruvilla Varghese","orcid":"https://orcid.org/0000-0002-2398-4255"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kuruvilla Varghese","raw_affiliation_strings":["Indian Institute of Science, Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084419597","display_name":"Amrutur Bharadwaj","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amrutur Bharadwaj","raw_affiliation_strings":["Indian Institute of Science, Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.731,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.736073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":81,"max":82},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.75320184},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.5268539},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.42912447}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7898555},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.75320184},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7422112},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.59025985},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.5268539},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.52587485},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5107446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.50780565},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.46424946},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4296806},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.42912447},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42230314},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4133946},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39786327},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3775913},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.25194216},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2465401},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.16986784},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0803884}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W2004340162","https://openalex.org/W2185637430","https://openalex.org/W2207050309","https://openalex.org/W2337986094","https://openalex.org/W2613428007","https://openalex.org/W2752419099","https://openalex.org/W2808587102","https://openalex.org/W4237611199"],"related_works":["https://openalex.org/W3116750762","https://openalex.org/W2806352516","https://openalex.org/W2803766830","https://openalex.org/W2164026451","https://openalex.org/W2152087194","https://openalex.org/W2148099609","https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W182515070","https://openalex.org/W1485761350"],"abstract_inverted_index":{"A":[0],"processor":[1,18,29,49,114],"is":[2,75,109,115,129],"the":[3,70,78,87,91],"core":[4,35],"component":[5],"of":[6,61,90,113,124,141],"an":[7],"electronic":[8],"system.":[9,47],"In":[10],"this":[11],"work,":[12],"we":[13],"present":[14],"a":[15,31,93,98,121],"high-performance":[16],"general-purpose":[17],"system,":[19],"based":[20],"on":[21,131],"open":[22],"source":[23],"RISC-V":[24,62],"instruction":[25,59],"set":[26],"architecture.":[27],"Our":[28],"has":[30,120,137],"32-bit":[32],"5-stage":[33],"pipeline":[34],"with":[36],"separate":[37],"8":[38],"KB":[39],"I-Cache":[40,106],"and":[41,43,53,56,69,97,107,119,136],"D-Cache,":[42],"supports":[44,50],"virtual":[45],"memory":[46],"The":[48,64,111,127],"integer,":[51],"atomic":[52],"floating-point":[54,72],"(single":[55],"double":[57],"precision)":[58],"subset":[60],"ISA.":[63],"nested":[65],"vectored":[66],"interrupt":[67],"unit":[68,74,96],"dedicated":[71],"execution":[73,88],"included":[76],"in":[77],"system":[79],"to":[80],"improve":[81,86],"its":[82],"real-time":[83],"performance.":[84],"To":[85],"speed":[89],"processor,":[92],"branch":[94],"prediction":[95],"hardware":[99],"Economic":[100],"Value":[101],"Added":[102],"replacement":[103],"policy":[104],"for":[105],"D-Cache":[108],"implemented.":[110],"performance":[112],"evaluated":[116],"using":[117],"CoreMark":[118,122],"value":[123],"3.32":[125],"CoreMark/MHz.":[126],"design":[128],"implemented":[130],"Xilinx's":[132],"Virtex-7":[133],"(XC7VX485tffg1761-2)":[134],"FPGA":[135],"maximum":[138],"clock":[139],"frequency":[140],"60MHz.":[142]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3084584931","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-01-17T07:38:08.478014","created_date":"2020-09-21"}