乐胖代购免代理版

{"id":"https://openalex.org/W4382119928","doi":"https://doi.org/10.1109/tvlsi.2023.3281078","title":"An Efficient Scaling-Free Folded Hyperbolic CORDIC Design Using a Novel Low-Complexity Power-of-2 Taylor Series Approximation","display_name":"An Efficient Scaling-Free Folded Hyperbolic CORDIC Design Using a Novel Low-Complexity Power-of-2 Taylor Series Approximation","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4382119928","doi":"https://doi.org/10.1109/tvlsi.2023.3281078"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3281078","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102734638","display_name":"Anu Verma","orcid":"https://orcid.org/0000-0003-3993-4209"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anu Verma","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Roorkee, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Roorkee, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046178447","display_name":"Khyati Kiyawat","orcid":"https://orcid.org/0000-0001-6535-8220"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Khyati Kiyawat","raw_affiliation_strings":["Computer Science Department, University of Virginia, Charlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009032005","display_name":"Bishnu Prasad Das","orcid":"https://orcid.org/0000-0001-6993-2744"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bishnu Prasad Das","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Roorkee, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Roorkee, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025809855","display_name":"Pramod Kumar Meher","orcid":"https://orcid.org/0000-0003-0992-1159"},"institutions":[{"id":"https://openalex.org/I4210125057","display_name":"Vivekananda Global University","ror":"https://ror.org/038mz4r36","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210125057"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pramod Kumar Meher","raw_affiliation_strings":["Department of Computer Science and Engineering, C. V. Raman Global University, Bhubaneswar, Odisha, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, C. V. Raman Global University, Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I4210125057"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.813,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":78,"max":84},"biblio":{"volume":"31","issue":"8","first_page":"1167","last_page":"1177"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9796,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.910795}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.910795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6612838},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5273246},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5151947},{"id":"https://openalex.org/C92047909","wikidata":"https://www.wikidata.org/wiki/Q204034","display_name":"Hyperbolic function","level":2,"score":0.5086816},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48525214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48030967},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.47025907},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.42222753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35012493},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3345406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3329557},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29847398},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2059085},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3281078","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.86,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[{"funder":"https://openalex.org/F4320325255","funder_display_name":"Ministry of Electronics and Information technology","award_id":null},{"funder":"https://openalex.org/F4320334771","funder_display_name":"Science and Engineering Research Board","award_id":"CRG/2021/007437"}],"datasets":[],"versions":[],"referenced_works_count":32,"referenced_works":["https://openalex.org/W1533735967","https://openalex.org/W1853423920","https://openalex.org/W1887190047","https://openalex.org/W1985956780","https://openalex.org/W2000956074","https://openalex.org/W2028032470","https://openalex.org/W2057789075","https://openalex.org/W2067313465","https://openalex.org/W2100437717","https://openalex.org/W2101396063","https://openalex.org/W2108300431","https://openalex.org/W2113161191","https://openalex.org/W2115452265","https://openalex.org/W2127123597","https://openalex.org/W2128520477","https://openalex.org/W2140630008","https://openalex.org/W2142885599","https://openalex.org/W2150633168","https://openalex.org/W2154699063","https://openalex.org/W2278628055","https://openalex.org/W2612874433","https://openalex.org/W2783110569","https://openalex.org/W2802892943","https://openalex.org/W2950967672","https://openalex.org/W3004524601","https://openalex.org/W3006602847","https://openalex.org/W3008338243","https://openalex.org/W3134747453","https://openalex.org/W3168137844","https://openalex.org/W4226145122","https://openalex.org/W4232621341","https://openalex.org/W4313484805"],"related_works":["https://openalex.org/W907492214","https://openalex.org/W4390337110","https://openalex.org/W4377141943","https://openalex.org/W2783110569","https://openalex.org/W2401971123","https://openalex.org/W2379157082","https://openalex.org/W2375598816","https://openalex.org/W2368314690","https://openalex.org/W2367220989","https://openalex.org/W1853423920"],"abstract_inverted_index":{"Hyperbolic":[0],"trigonometric":[1],"functions":[2],"are":[3,57,92],"widely":[4],"used":[5],"in":[6,248],"several":[7],"engineering":[8],"and":[9,19,36,52,73,128,150,152,174,209,222,242,260],"scientific":[10],"applications,":[11],"including":[12],"digital":[13,32],"signal":[14],"processing":[15],"(DSP),":[16],"communication":[17],"systems,":[18],"many":[20],"others.":[21],"In":[22],"this":[23],"article,":[24],"we":[25],"propose":[26],"a":[27,41,95,245],"scaling-free":[28],"hyperbolic":[29],"coordinate":[30],"rotation":[31],"computer":[33],"(CORDIC)":[34],"algorithm":[35,259],"its":[37],"architecture":[38,69,190,238],"based":[39],"on":[40,113,244],"novel":[42],"power-of-2":[43],"coefficient":[44],"low-complexity":[45],"Taylor":[46],"series":[47],"approximation":[48],"to":[49,61],"implement":[50],"sinh":[51],"cosh":[53],"functions.":[54],"CORDIC":[55,90],"architectures":[56],"generally":[58],"slow":[59],"due":[60],"their":[62],"high":[63],"latency":[64,72,127],"of":[65,88,103,106,137,183,201,214,228,231,257],"computation.":[66],"The":[67,108,141,205],"proposed":[68,109,142,189,216,237],"reduces":[70],"the":[71,75,135,138,181,184,188,199,202,210,215,229,232,236,249,255,258],"achieves":[74],"desired":[76],"precision":[77],"with":[78,124,134,180],"only":[79],"four":[80],"iterations":[81],"where":[82],"an":[83],"optimized":[84],"angle":[85],"set":[86],"comprised":[87],"six":[89],"microrotations":[91],"mapped":[93],"into":[94],"four-stage":[96],"folded-pipeline":[97],"structure":[98],"leveraging":[99],"mutually":[100],"exclusive":[101],"behavior":[102],"two":[104],"pairs":[105],"microrotations.":[107],"design":[110,143,217],"is":[111,144,239],"implemented":[112,241],"field-programmable":[114],"gate":[115],"arrays":[116],"(FPGAs)":[117],"Xilinx":[118],"Zedboard":[119],"using":[120,156],"65.38%":[121],"less":[122,126,130,168,171,176,193],"registers":[123],"~63.63%":[125],"48.97%":[129],"power":[131,177],"consumption":[132,178],"compared":[133,179],"best":[136,182,200,230],"existing":[139,185,203,233],"designs.":[140,186,204,234],"synthesized":[145],"by":[146],"Synopsys":[147],"Design":[148],"Compiler":[149],"place":[151],"route":[153],"(PnR)":[154],"tool":[155],"Taiwan":[157],"Semiconductor":[158],"Manufacturing":[159],"Company":[160],"(TSMC)":[161],"65-nm":[162],"CMOS":[163,252],"process.":[164],"It":[165],"consumes":[166],"~76.31%":[167],"area,":[169],"68.75%":[170],"computational":[172],"delay,":[173],"68.92%":[175],"Moreover,":[187],"involves":[191],"46.89%":[192],"energy":[194],"per":[195],"output":[196],"(EPO)":[197],"than":[198,226],"error\u2013energy":[206],"performance":[207,212],"(EEP)":[208],"error\u2013area":[211],"(EAP)":[213],"are,":[218],"respectively,":[219],"~1.25":[220],"times":[221,224],"~2.8":[223],"better":[225],"that":[227],"Besides,":[235],"also":[240],"verified":[243],"silicon":[246],"chip":[247],"TSMC":[250],"180-nm":[251],"process":[253],"for":[254],"validation":[256],"architecture.":[261]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4382119928","counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-01-10T06:59:15.386493","created_date":"2023-06-27"}