乐胖代购免代理版

{"id":"https://openalex.org/W2339353840","doi":"https://doi.org/10.1109/tvlsi.2015.2469596","title":"A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs","display_name":"A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs","publication_year":2015,"publication_date":"2015-09-18","ids":{"openalex":"https://openalex.org/W2339353840","doi":"https://doi.org/10.1109/tvlsi.2015.2469596","mag":"2339353840"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2469596","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077965424","display_name":"Viveka Konandur Rajanna","orcid":"https://orcid.org/0000-0001-5353-7109"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Viveka Konandur Rajanna","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091221053","display_name":"Bharadwaj Amrutur","orcid":"https://orcid.org/0009-0007-5062-6174"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharadwaj Amrutur","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.82,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.758567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":"24","issue":"5","first_page":"1663","last_page":"1674"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7022037},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.65101194},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.459146}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.76153433},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.7368097},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.7134378},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7022037},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.65101194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.62495184},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48918417},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4617216},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.459146},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.44505793},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3953218},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.330871},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31358194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21714762},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2469596","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.89}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":37,"referenced_works":["https://openalex.org/W1491082069","https://openalex.org/W1753784006","https://openalex.org/W1967171495","https://openalex.org/W1972573758","https://openalex.org/W1974982221","https://openalex.org/W1977765666","https://openalex.org/W1980970064","https://openalex.org/W1982648362","https://openalex.org/W1982871476","https://openalex.org/W1984711740","https://openalex.org/W1999777621","https://openalex.org/W2002038549","https://openalex.org/W2004874449","https://openalex.org/W2004965314","https://openalex.org/W2023227894","https://openalex.org/W2045074698","https://openalex.org/W2047956117","https://openalex.org/W2057899754","https://openalex.org/W2066274996","https://openalex.org/W2080441840","https://openalex.org/W2092186210","https://openalex.org/W2098931949","https://openalex.org/W2099087448","https://openalex.org/W2100483769","https://openalex.org/W2106837243","https://openalex.org/W2113631160","https://openalex.org/W2118016286","https://openalex.org/W2119935308","https://openalex.org/W2126051429","https://openalex.org/W2126619450","https://openalex.org/W2127190809","https://openalex.org/W2128485160","https://openalex.org/W2128743367","https://openalex.org/W2134560062","https://openalex.org/W2147863818","https://openalex.org/W2157887705","https://openalex.org/W2397682474"],"related_works":["https://openalex.org/W4239145761","https://openalex.org/W3157076093","https://openalex.org/W2615230521","https://openalex.org/W2525077515","https://openalex.org/W2485736406","https://openalex.org/W2141625582","https://openalex.org/W2118152793","https://openalex.org/W2111372718","https://openalex.org/W2087168948","https://openalex.org/W1526857568"],"abstract_inverted_index":{"The":[0,54,147],"most":[1],"promising":[2],"SRAM":[3],"cells":[4],"capable":[5],"of":[6,12,33,64,93,157],"operating":[7],"over":[8,60],"a":[9,45,79,104],"wide":[10,50],"range":[11,52,63],"supply":[13,38,65],"voltages":[14],"contain":[15],"single-ended":[16],"read":[17],"ports.":[18],"These":[19],"systems":[20],"require":[21],"an":[22],"external":[23],"reference":[24],"voltage":[25,39,51],"that":[26,109],"suitably":[27],"scales":[28],"to":[29,70,74,86,132,138],"enable":[30,87],"error-free":[31],"operation":[32],"the":[34,37,58,61,91,113,120,126,153],"memory,":[35],"as":[36],"is":[40,68,84,130],"scaled.":[41],"This":[42],"paper":[43],"presents":[44],"replica-based":[46],"reference-generation":[47],"technique":[48],"for":[49],"SRAMs.":[53],"proposed":[55],"approach":[56],"tracks":[57],"memory":[59,88,148],"large":[62],"voltages,":[66],"and":[67,144],"tunable":[69,80],"extend":[71],"functionality":[72],"down":[73,137],"subthreshold":[75,97],"voltages.":[76,98],"In":[77],"addition,":[78],"delay-based":[81],"timing-generation":[82],"scheme":[83],"employed":[85],"functionality,":[89],"in":[90,125],"presence":[92],"increased":[94],"variation":[95],"at":[96,152],"Configuration":[99],"bits":[100],"are":[101],"set":[102],"using":[103,119],"random-sampling-based":[105],"Built-in":[106],"Self-Test":[107],"algorithm":[108],"significantly":[110],"speeds":[111],"up":[112],"tuning":[114],"process.":[115],"A":[116],"4-kb":[117],"array,":[118],"conventional":[121],"8T":[122],"cell,":[123],"implemented":[124],"UMC":[127],"130-nm":[128],"process,":[129],"demonstrated":[131],"function":[133],"from":[134],"1.2":[135],"V":[136],"310":[139],"mV":[140],"(at":[141],"1.3":[142],"MHz":[143],"6.45":[145],"pJ/access).":[146],"consumes":[149],"0.115":[150],"pJ/bit/access":[151],"energy":[154],"optimum":[155],"point":[156],"400":[158],"mV.":[159]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2339353840","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2024-12-13T04:32:50.745823","created_date":"2016-06-24"}