乐胖代购免代理版

{"id":"https://openalex.org/W2007083443","doi":"https://doi.org/10.1109/tvlsi.2010.2089706","title":"Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees","display_name":"Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees","publication_year":2010,"publication_date":"2010-12-23","ids":{"openalex":"https://openalex.org/W2007083443","doi":"https://doi.org/10.1109/tvlsi.2010.2089706","mag":"2007083443"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089706","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100606357","display_name":"Jin\u2010Wook Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"funder","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinwook Jang","raw_affiliation_strings":["Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066591464","display_name":"Olivier Franza","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Olivier Franza","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel, MA, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033415719","display_name":"Wayne Burleson","orcid":"https://orcid.org/0000-0002-7068-4351"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"funder","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wayne Burleson","raw_affiliation_strings":["Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.169,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":14,"citation_normalized_percentile":{"value":0.839748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"20","issue":"1","first_page":"66","last_page":"79"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5665748},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.53638095},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5315131},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47627372},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4120107}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9305769},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6402469},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5665748},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.56451726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5494447},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.53638095},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5315131},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47627372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.471209},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4120107},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.35306394},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3322076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2687935},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21428153},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.097581},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089706","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.66}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":21,"referenced_works":["https://openalex.org/W1530551435","https://openalex.org/W1981411441","https://openalex.org/W2034781711","https://openalex.org/W2038027628","https://openalex.org/W2082715750","https://openalex.org/W2093545354","https://openalex.org/W2112747772","https://openalex.org/W2130626891","https://openalex.org/W2131944832","https://openalex.org/W2133916137","https://openalex.org/W2137440475","https://openalex.org/W2137807823","https://openalex.org/W2143710496","https://openalex.org/W2145320787","https://openalex.org/W2158486845","https://openalex.org/W2160716792","https://openalex.org/W2162621524","https://openalex.org/W2629157711","https://openalex.org/W2788706082","https://openalex.org/W4246168672","https://openalex.org/W89584938"],"related_works":["https://openalex.org/W849640194","https://openalex.org/W2915046390","https://openalex.org/W2522783273","https://openalex.org/W2483335070","https://openalex.org/W2405362758","https://openalex.org/W2100219905","https://openalex.org/W2069695849","https://openalex.org/W1766742347","https://openalex.org/W1537200032","https://openalex.org/W1526416583"],"abstract_inverted_index":{"Period":[0],"jitter":[1],"plays":[2],"a":[3,54],"critical":[4,39,60],"role":[5],"in":[6,29],"global":[7,30,50],"clock":[8,31,51,95,104],"distribution":[9,52],"design,":[10],"because":[11],"it":[12,57,75],"directly":[13],"impacts":[14,66],"the":[15,35,46,65],"time":[16],"available":[17],"for":[18,53],"logic":[19],"operations":[20],"between":[21],"sequential":[22],"elements.":[23],"Moreover,":[24],"time-varying":[25],"supply":[26,89,92],"noise":[27,90,93],"injected":[28],"drivers":[32],"can":[33],"worsen":[34],"timing":[36],"margin":[37],"of":[38,49,67,100,103],"paths":[40],"by":[41],"modulating":[42],"period":[43,72],"jitter.":[44,73],"In":[45],"planning":[47],"stage":[48],"high-end":[55],"microprocessor,":[56],"is":[58,76],"very":[59],"to":[61,78,81],"differentiate":[62],"and":[63],"understand":[64],"different":[68,85],"design":[69,87],"parameters":[70],"on":[71],"However,":[74],"hard":[77],"achieve":[79],"due":[80],"complex":[82],"relationship":[83],"among":[84],"independent/dependent":[86],"parameters:":[88],"amplitude,":[91],"frequency,":[94],"driver":[96],"size,":[97],"physical":[98],"structures":[99],"interconnects,":[101],"number":[102],"stages,":[105],"temperature,":[106],"process":[107],"corners,":[108],"etc.":[109]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2007083443","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-04-23T12:10:19.001458","created_date":"2016-06-24"}